Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-1 Lecture 4 Transistor as Switch Jan. 13 2003.

Slides:

Advertisements

Similar presentations

Processes of Fabrication

Advertisements

Modern VLSI Design 3e: Chapter 3 Copyright 1998, 2002 Prentice Hall PTR Topics n Combinational logic functions. n Static complementary logic gate structures.

Chapter 2 Modern CMOS technology

CMOS Fabrication EMT 251.

Lecture 0: Introduction

Simplified Example of a LOCOS Fabrication Process

CMOS Process at a Glance

VLSI Design Lecture 2: Basic Fabrication Steps and Layout

Lecture 11: MOS Transistor

CSCE 612: VLSI System Design Instructor: Jason D. Bakos.

Introduction to CMOS VLSI Design Lecture 0: Introduction

Modern VLSI Design 2e: Chapter 2 Copyright  1998 Prentice Hall PTR Topics n Basic fabrication steps n Transistor structures n Basic transistor behavior.

Elettronica D. AA Digital Integrated Circuits© Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.

Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.

CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.

Introduction to CMOS VLSI Design Lecture 0: Introduction

Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Basic fabrication steps. n Transistor structures. n Basic transistor.

Device Fabrication Example

VLSI Design Introduction. Outline Introduction Silicon, pn-junctions and transistors A Brief History Operation of MOS Transistors CMOS circuits Fabrication.

Introduction Integrated circuits: many transistors on one chip.

EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.

Introduction to CMOS VLSI Design

ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)

Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.

Module-3 (MOS designs,Stick Diagrams,Designrules)

CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.

VLSI Design Lecture 2: Basic Fabrication Steps and Layout Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s.

VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Basic fabrication steps. n Transistor structures. n Basic transistor behavior.

Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.

CP-416 VLSI System Design Lecture 1-A: Introduction Engr. Waqar Ahmad UET,Taxila.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR IC Fabrication n Basic fabrication steps. n Transistor structures. n VLSI Characteristics.

ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing

Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week5-1 Lecture 14 CMOS Logic Gates Feb. 5, 2003.

Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.

Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week4-1 Lecture 10 Wire and Via Jan. 27, 2003.

Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.

CMOS Fabrication nMOS pMOS.

Topics Basic fabrication steps. Transistor structures.

IC Fabrication/Process

CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.

©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.

Modern VLSI Design 2e: Chapter 2 Copyright  1998 Prentice Hall PTR Topics n Basic fabrication steps n Transistor structures n Basic transistor behavior.

1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.

Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.

Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week3-1 Lectures 6, 7 and 8 Transistor Function Jan. 17, 20 and 22, 2003.

CMOS VLSI Design Introduction

Norhayati Soin 05 KEEE 4425 WEEK 7/1 23/8/2005 LECTURE 9: KEEE 4425 WEEK 7 CMOS LAYOUT AND STICK DIAGRAM (Cont’d)

CMOS VLSI Fabrication.

Silicon Design Page 1 The Creation of a New Computer Chip.

Introduction to CMOS Transistor and Transistor Fundamental

CMOS FABRICATION.

Introduction to CMOS VLSI Design Lecture 1: History & Layout Salman Zaffar Iqra University, Karachi Campus Spring 2012 Slides from D. Harris, Harvey Mudd.

2007/11/20 Paul C.-P. Chao Optoelectronic System and Control Lab., EE, NCTU P1 Copyright 2015 by Paul Chao, NCTU VLSI Lecture 0: Introduction Paul C.–P.

CMOS Fabrication EMT 251.

Introduction to CMOS VLSI Design Lecture 0: Introduction.

1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.

CMOS Fabrication CMOS transistors are fabricated on silicon wafer

Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56

Manufacturing Process I

Topics Basic fabrication steps. Transistor structures.

Introduction to Layout Inverter Layout Example Layout Design Rules

Manufacturing Process I

Manufacturing Process I

Presentation transcript:

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-1 Lecture 4 Transistor as Switch Jan

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-2 Topics n Transistor structures. n Transistor as a switch

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-3 Transistor structure n-type transistor:

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-4 The Nobel Prize in Physics 1956 n William Bradford Shockley –Semiconductor Laboratory of Beckman Instruments, Inc. Mountain View, CA, USA n John Bardeen –University of Illinois Urbana, IL, USA n Walter Houser Brattain –Bell Telephone Laboratories Murray Hill, NJ, USA

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-5 N Transistor

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-6 P Transistor

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-7 Transistor n Digital: switch n Analog: many characteristics n Example: inverter –P transistor + N transistor == one inverter

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-8 Inverter a out +

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-9 Inverter layout (tubs not shown) a out + transistors GND VDD aout tub ties

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-10 Example 1 + b a out Write the truth Table of this circuit?

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-11 NAND layout + b a out b a VDD GND tub ties

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-12 Example 2 + b a out Write the truth Table of this circuit?

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-13 NOR gate + b a out

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-14 NOR layout b a out a b VDD GND tub ties

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-15 Difference of digital and analog n Digital: switch –High level n Analog: characteristics of transistor –Low level

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-16 Example 3 Transmission gate:

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-17 Lecture 5 Transistor Fabrication Process Jan

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-18 Topics n Transistor structure (switch) n Basic fabrication steps.

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-19 Transistor structure n-type transistor:

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-20 Fabrication services n Educational services: –U.S.: MOSIS –EC: EuroPractice –Taiwan: CIC –Japan: VDEC n Fab companies: mainly South Asia

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-21 Fabrication processes n IC built on silicon substrate: –some structures diffused into substrate; – other structures built on top of substrate. n Substrate regions are doped with n-type and p-type impurities. (n+ = heavily doped) n Wires made of polycrystalline silicon (poly), multiple layers of aluminum (metal). n Silicon dioxide (SiO 2 ) is insulator.

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-22 Simple cross section substrate n+ p+ substrate metal1 poly SiO 2 metal2 metal3 transistor via

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-23 What is n N and P n Substrate n Poly n Well (tub) n Metal n Via

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-24 Photolithography Mask patterns are put on wafer using photo- sensitive material:

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-25 Process steps First place tubs to provide properly-doped substrate for n-type, p-type transistors: p-tub substrate

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-26 Process steps, cont’d. Pattern polysilicon before diffusion regions: p-tub poly gate oxide

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-27 Process steps, cont’d Add diffusions, performing self-masking: p-tub poly n+ p+

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-28 Process steps, cont’d Start adding metal layers: p-tub poly n+ p+ metal 1 vias

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-29 Transistor structure n-type transistor:

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-30 Question n How many layers? n Aluminum or copper? n Technology is P-MOS or N-MOS? n What is the purpose of silicon?

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-31 A complete fabrication process

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-32 Transistor structure (cont’d) n-type transistor:

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-33 Questions (cont’d) n Order of Poly !!! –Self-aligned n What is the carrier for N-transistor and P- transistor? n Complete inverter ? –Need metals and vias

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week micron transistor (Bell Labs) poly silicide source/drain gate oxide

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-35 Review n N transistor n P transistor

Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-36 Examples n Switch n Fabrication process