Optimization With HSpice. Before you start optimizing What are you optimizing for? –Linearity (as in an amplifier) –Gain –Frequency response –Drive ability.

Slides:

Advertisements

Similar presentations

Common-Gate (Base) Amplifier and Cascode Circuits

Advertisements

12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Circuits II EE221 Unit 6 Instructor: Kevin D. Donohue Active Filters, Connections of Filters, and Midterm Project.

EMT 251 SPICE NETLIST. Introduction SPICE (Simulation with Integrated Circuits Emphasis) SPICE (Simulation with Integrated Circuits Emphasis) General.

Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.

Function Generator Dr. Fotowat & Dr. Kavehvash Prepared by Mostafa Hosseini.

COMSATS Institute of Information Technology Virtual campus Islamabad

The Bipolar Junction Transistor

Circuit Simulation and Analysis with HSPICE

Module 2: Part 2 Basic BJT Amplifiers. Learning Objectives After studying this module, the reader should have the ability to: n Explain graphically the.

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

CMOS Technology Characterization for Analog and RF Design Author : Behzad Razavi Presenter : Kyungjin Yoo.

Digital Integrated Circuits A Design Perspective

Chapter 13 Small-Signal Modeling and Linear Amplification

Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.

Chapter 7 DC Biasing Circuits

Chapter 5 BJT Circuits Dr.Debashis De Associate Professor West Bengal University of Technology.

Part B-3 AMPLIFIERS: Small signal low frequency transistor amplifier circuits: h-parameter representation of a transistor, Analysis of single stage transistor.

Behavioral Buffer Modeling with HSPICE – Intel Buffer

Islamic Azad University - Qazvin Branch1 HSPICE ® Introduction Autumn 2006.

Chapter 6:BJT Amplifiers

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

3-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Three The Bipolar Junction Transistor.

Lumped versus Distributed: A component must be considered as distributed when the physical dimensions of an element become significant with respect to.

BJT Transistors and Characteristics ELEC 121. January 2004ELEC 1212 Introduction to BJT’s BJT Specification Sheets BJT Characteristic Family of Curves.

ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 16. Active Loads Jose E. Schutt-Aine Electrical & Computer Engineering University of.

Problems on Terminal Resistances Chapter 5. Schedule 153/4TuesdayTerminal Resistance (R B, R C and R E ) L3/4Tuesday small signal model from Cadence,

HW (Also, use google scholar to find one or two well cited papers on symmetric models of MOSFET, and quickly study them.)

HW #5 7.10, 7.21, 7.71, 7.88 Due Tuesday March 3, 2005.

Inverter Chapter 5 The Inverter April 10, Inverter Objective of This Chapter  Use Inverter to know basic CMOS Circuits Operations  Watch for performance.

An Example of Fitting a Model to a Chip Transistor A small-signal model will be fitted to a transistor (chip) in this example. The bias point and four.

Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.

Solid-State Devices & Circuits 13. Emitter and Source Followers

Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.

Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits Yehea I. Ismail and Eby G. Friedman, Fellow, IEEE.

Chapter 6 BJT Amplifiers

Module 2 Operational Amplifier Basics

ITM UNIVERSE,VADODARA ELECTRONIC DEVICES & CIRCUITS TOPIC NAME TRANSISTOR BIASING (DC ANALYSIS) PREPARED BY: NAME: Dilsha Dharmajan Electronics & communication.

SUB.TEACHER:- MR.PRAVIN BARAD NAME:-SAGAR KUMBHANI ( ) -VIKRAMSINH JADAV( ) -PARECHA TUSHAR( ) TOPIC:-LINEAR AMPLIFIER(BJT.

PRESENTATION ON TANNER TOOL CHAPTER - 6 DEVICE STATEMENT FOR T-SPICE CIRCUIT LANGUAGE.

Chapter 13 Small-Signal Modeling and Linear Amplification

BJT Circuits Chapter 5 Dr.Debashis De Associate Professor

BJT Amplifiers.

EMT 251 SPICE NETLIST.

Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.

Chapter 3 Fabrication, Layout, and Simulation.

Introduction to Electronics

ECE 1270: Introduction to Electric Circuits

Review for Final Exam MOSFET and BJT Basis of amplifiers

Bipolar Junction Transistor

UNIT-5 Design of CMOS Op Amps.

EE141 Chapter 5 The Inverter April 10, 2003.

Small-Signal Modeling and Linear Amplification

741 Op-Amp Where we are going:.

INTRODUCTION Spice Excel.

Chapter 1 Introduction to Electronics

Last time Large signal DC analysis Current mirror example

ECE 333 Linear Electronics

Optimization With HSpice

A Floating-Gate Technology for Digital CMOS Processes

Difference Between Voltage Amplifier and Power Amplifier

Lecture 8: SPICE Simulation

Lecture 8: SPICE Simulation

COPING WITH INTERCONNECT

Chapter 5 Circuit Simulation.

Introduction to Small Signal Model

CHAPTER 59 TRANSISTOR EQUIVALENT CIRCUITS AND MODELS

Presentation transcript:

Optimization With HSpice

Before you start optimizing What are you optimizing for? –Linearity (as in an amplifier) –Gain –Frequency response –Drive ability –Transition point –Speed

Before you start optimizing How are you going to test the design’s quality? –Simulated loading Resistive Capacitive Both –In circuit testing

Optimization syntax The HSpice manual is located in ~cg477/tools/hspice/98/98.4/docs The syntax is described in detail in chapter 12 This is a brief introduction I will show examples afterwards

Optimization statements.MODEL modelname OPT optimization parameters.PARAM parameter=OPTxxx(optimization range specification).DC,.AC, or.TRANS statement with MODEL=modelname, OPT=OPTxxx, and RESULTS=measurename(s).MEASURE statement with GOAL specified

Limitations You can optimize transistor sizes to shift transition points, gain, linearity, etc. Transistor optimization is difficult even for HSpice. My experience has been that it is mostly useful for aiding in sizing. HSpice is very useful for bias voltage determination. If you are close to the best choice for an optimization parameter, HSpice will have difficulty finding that best choice. It can get you close, however.

Example: buffer ************************.MODEL model1 OPT ITROPT=30.PARAM TransP=OPT1 (16, 4, 50, 1).PARAM TransN=OPT1 (27, 4, 50, 1).DC Va 0V 3.3V SWEEP OPTIMIZE=OPT1 RESULTS=transpt MODEL=model1 ************************.DC Va MEASURE DC transpt WHEN v(q0)=v(a) CROSS=LAST goal=1.2 * other hspice commands m1000 vdd a q0 vdd pch w=TransP l=2 + ad=96 pd=44 as=80 ps=42 m1001 q1 q0 vdd vdd pch w=TransP l=2 + ad=80 pd=42 as=0 ps=0 m1002 gnd a q0 gnd nch w=TransN l=2 + ad=138 pd=150 as=115 ps=102 m1003 q1 q0 gnd gnd nch w=TransN l=2 + ad=115 pd=102 as=0 ps=0

Examples: gain 2 amplifier ********************************************.MODEL model1 OPT ITROPT=30.PARAM Pbv1=OPT1 (3.233, 0.00, 3.30) Pbv2=OPT1 (0.932, 0.00, 3.30) *.PARAM Tbv1=OPT1 (28, 3, 50, 1) Tbv2=OPT1 (29, 3, 50, 1).PARAM Tbv1=25.PARAM Tbv2=44.PARAM Tain=58.param trans_pt=trans_pt_low.DC Vain 0.5V 2.50V SWEEP OPTIMIZE=OPT1 RESULTS=slope_mid,curve_area MODEL=model1 ********************************************.param slope_cur="-sqrt(2)".param trans_pt_low=1.150.param trans_pt_high=1.250.param interval_low="trans_pt-(trans_pt_high-trans_pt_low)/2".param interval_high="trans_pt+(trans_pt_high-trans_pt_low)/2".param interval_low_mid="(trans_pt+interval_low)/2".param interval_high_mid="(trans_pt+interval_high)/2".param interval_center="trans_pt-sign((trans_pt_high-trans_pt_low)/2,trans_pt-(trans_pt_high+trans_pt_low)/2)".meas DC slope_mid deriv v(t1) at=trans_pt goal=slope_cur weight=200.param ideal_curve(vin)= "slope_cur*(vin-trans_pt)+trans_pt".meas DC curve_area integ par("v(t1)-ideal_curve(v(ain))") from=interval_low to=interval_high goal= * additional spice statements are here (but not applicable to this example) m1000 t1 bv1 Vdd GND nch w=Tbv1 l=2 + ad=431 pd=420 as=250 ps=220 m1001 t1 bv2 GND GND nch w=Tbv2 l=2 + ad=0 pd=0 as=788 ps=732 m1002 GND ain t1 GND nch w=Tain l=2 + ad=0 pd=0 as=0 ps=0