LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

Slides:



Advertisements
Similar presentations
Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.
Advertisements

Sezione di Bari September 16, 2002D. Elia - DCS workshop / ALICE week 1 SPD PS system and Controls Domenico Elia, INFN-Bari.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
The MAD chip: 4 channel preamplifier + discriminator.
CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
ESODAC Study for a new ESO Detector Array Controller.
RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
Understanding Data Acquisition System for N- XYTER.
SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
The GBT A single link for Timing, Trigger, Slow Control and DAQ in experiments A. Marchioro CERN/PH-MIC.
A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
Claudia-Elisabeth Wulz Anton Taurok Institute for High Energy Physics, Vienna Trigger Internal Review CERN, 6 Nov GLOBAL TRIGGER.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Status of NA62 straw electronics Webs Covers Services Readout.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
CSC Ops/DPG meeting, 05-Oct-2011 Hauser1 ALCT boards for ME4/2 etc.
E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 DCS Meeting, CERN (vydio), Jun 25th 2013, A. Cotta Ramusino for INFN and Dip. Fisica FE Preliminary DCS technical specifications (v1.0) for the Gigatracker.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Track Sorter Slave chip TSS ASICs TSM: 3 pASICs TRACO ASICs.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
F. Odorici - INFN Bologna
ESR for the muon DT Minicrate System
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
APV Readout Controllers DAQ
ESR for the muon DT Minicrate System
ALCT Production, Cable Tests, and TMB Status
Front-end electronic system for large area photomultipliers readout
CSC Trigger Update Specific issues:
Status of n-XYTER read-out chain at GSI
Combiner functionalities
University of California Los Angeles
Presentation transcript:

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova

LNL 2 M. Bellato, L. Castellani INFN - Padova DT SLOW CONTROLS (DTSC)

LNL 3 M. Bellato, L. Castellani INFN - Padova DTSC COMPONENTS –1 CONTROL BOARD –Close to DTBX chambers –Housed in cooled minicrates –Microprocessor based –External world I/F via serial optical link(s)

LNL 4 M. Bellato, L. Castellani INFN - Padova DTSC COMPONENTS - 2 SERIAL LINKS –One direct link from each control board to counting room –One direct link from half wheel control board to counting room –One daisy chained link from sector collector to control boards (half wheel) –One local link for maintenance

LNL 5 M. Bellato, L. Castellani INFN - Padova DTSC COMPONENTS - 3 SLOW CONTROL MASTER –Sits in the counting room –250 RS232 optical connections –Houses the DCS interface

LNL 6 M. Bellato, L. Castellani INFN - Padova CONTROL BOARD FUNCTIONALITY

LNL 7 M. Bellato, L. Castellani INFN - Padova DTCCB - GOAL Clock distribution Test Pulse signals distribution Distribution and Readout of analog signals Distribution and Readout of control signals Temperature monitoring Trigger Board and Readout Board ASICs setup and housekeeping

LNL 8 M. Bellato, L. Castellani INFN - Padova DTCCB – CLOCK DISTRIBUTION 40 MHZ LHC clock(s) via a TTCrx chip Low skew ( < 1ns) clock tree network to Trigger Boards, Server Boards and Readout Boards Decoding of TTC signals

LNL 9 M. Bellato, L. Castellani INFN - Padova DTCCB – Test Pulse Signals Distribution Programmable test pulse generation during orbit gap via TTC TEST signal Only orthogonal tracks Programmable delay

LNL 10 M. Bellato, L. Castellani INFN - Padova DTCCB - Distribution and Readout of analog signals One 8 inputs ADC and one DAC Monitor of Power Supply lines for front-end boards Monitor of Power Supply lines for minicrate boards Readout of pressure values in the chamber Set of operational parameters in the front-end boards (threshold, bias,…) Readout of various temperatures in the chamber and in the minicrate

LNL 11 M. Bellato, L. Castellani INFN - Padova DTCCB – Distribution and Readout of control signals On/Off to different boards and to sections of the board itself 3 I2C ports for front-end boards, RPC and alignment system Voltage regulators FAULT signal detection Test pulse sequence control

LNL 12 M. Bellato, L. Castellani INFN - Padova DTCCB – ASICs Interface JTAG I/F for programming the Trigger Board and Readout Board Independent JTAG chains for the Trigger Board and Readout Board 4 bit addressable JTAG bus (max. 16 boards) Fast Parallel I/F for accessing Trigger Board (e.g. loading of lookup tables, etc..) –Shares the Trigger Data Path

LNL 13 DTCCB LAYOUT

LNL 14 COMMUNICATION CHANNELS Optical asynchronous RS232 channel to each control board Four-fibre cables connect two minicrates each Daisy-chained RS485 channel for each half wheel –RS485 -> RS232 conversion done on Sector Collector Control Board –Backup communication channel Local RS232 port for service and maintenance

LNL 15 M. Bellato, L. Castellani INFN - Padova SLOW CONTROL MASTER –1 250 asynchronous RS232 optical channels Software flow control Deep transmit and receive fifos –Increase latency –Decrease interrupt rate to crate controller DCS Interface

LNL 16 M. Bellato, L. Castellani INFN - Padova SLOW CONTROL MASTER –2 Choice of technology –CompactPCI One 6U crate with 21 slots or two 6U crates with 10 slots 16 boards with 16 ports each Optical connectors both on front and rear side Requires an intelligent controller –Might run a diskless OS (VxWorks, LynxOS,..) –Might run Win NT/2k with DCS stuff Might be operated with an MXI controller from a PC

LNL 17 M. Bellato, L. Castellani INFN - Padova SOFTWARE Needed : Firmware for Control Board –Only a very preliminary version exists –A basic version under development at CIEMAT Software driver for RS232 Uarts on the Slow Control Master Bridge for communicating with SCADA control systems DCS Interface

LNL 18 M. Bellato, L. Castellani INFN - Padova STATUS Control board –Few prototypes working –Final version expected in Q (TTCrx delay) Serial connections –Choice of optical transceivers done –600 pieces procured (Q4 2001) Slow Control Master –Choice of technology done –First board prototype being assembled now Software –Very preliminary version of CCB firmware existing –UART driver not existing –SCADA bridge available from DCS people –DCS interface not existing