2015/10/22\course\cpeg323-08F\Final-Review-323-08F.ppt1 Midterm Review Introduction to Computer Systems Engineering (CPEG 323)

Slides:



Advertisements
Similar presentations
Review of the MIPS Instruction Set Architecture. RISC Instruction Set Basics All operations on data apply to data in registers and typically change the.
Advertisements

Syllabus Instructor: Dr. Wesam Ashour
Instructor: Tor Aamodt
1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.
1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
ECE 232 L6.Assemb.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 6 MIPS Assembly.
10/6: Lecture Topics Procedure call Calling conventions The stack
10/9: Lecture Topics Starting a Program Exercise 3.2 from H+P Review of Assembly Language RISC vs. CISC.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /17/2013 Lecture 12: Procedures Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE CENTRAL.
Recap Measuring and reporting performance Quantitative principles Performance vs Cost/Performance.
361 div.1 Computer Architecture ECE 361 Lecture 7: ALU Design : Division.
Computer ArchitectureFall 2007 © September 10, CS-447– Computer Architecture M,W 2:30-3:50pm Lecture 8.
Intro to Computer Architecture
RISC Concepts, MIPS ISA and the Mini–MIPS project
CPEN Digital System Design Chapter 10 – Instruction SET Architecture (ISA) © Logic and Computer Design Fundamentals, 4 rd Ed., Mano Prentice Hall.
S. Barua – CPSC 440 CHAPTER 5 THE PROCESSOR: DATAPATH AND CONTROL Goals – Understand how the various.
Lecture 15: Pipelining and Hazards CS 2011 Fall 2014, Dr. Rozier.
X86 Assembly Language Same Assembly Language for 8086,80286,80386,80486,Pentium I II and III Newer Processors add a few instructions but include all instructions.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
13/02/2009CA&O Lecture 04 by Engr. Umbreen Sabir Computer Architecture & Organization Instructions: Language of Computer Engr. Umbreen Sabir Computer Engineering.
ECE/CS 552: Microprogramming and Exceptions Instructor: Mikko H Lipasti Fall 2010 University of Wisconsin-Madison Lecture notes based on set created by.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 12 Overview and Concluding Remarks.
Chapter Six Sun SPARC Architecture. SPARC Processor The name SPARC stands for Scalable Processor Architecture SPARC architecture follows the RISC design.
Computer Organization CS224 Fall 2012 Lesson 22. The Big Picture  The Five Classic Components of a Computer  Chapter 4 Topic: Processor Design Control.
EECS 322: Computer Architecture
RISC and CISC. What is CISC? CISC is an acronym for Complex Instruction Set Computer and are chips that are easy to program and which make efficient use.
\cpeg323-08F\Topic0.ppt1 CPEG 323 – Fall 2008 Topics in Computer System Engineering – Computer Organization and Design.
Microprogramming and Exceptions Spring 2005 Ilam University.
Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.
1 ELEN 033 Lecture 4 Chapter 4 of Text (COD2E) Chapters 3 and 4 of Goodman and Miller book.
1  1998 Morgan Kaufmann Publishers Where we are headed Performance issues (Chapter 2) vocabulary and motivation A specific instruction set architecture.
The Instruction Set Architecture. Hardware – Software boundary Java Program C Program Ada Program Compiler Instruction Set Architecture Microcode Hardware.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO CS 219 Computer Organization.
ISA's, Compilers, and Assembly
Page 1 Computer Architecture and Organization 55:035 Midterm Exam Review Spring 2011.
COMPUTER ORGANIZATION LECTURE 3: ISA YASSER MOHAMMAD.
Copyright 2006 by Timothy J. McGuire, Ph.D. 1 MIPS Programming Model CS 333 Sam Houston State University Dr. Tim McGuire.
1  2004 Morgan Kaufmann Publishers No encoding: –1 bit for each datapath operation –faster, requires more memory (logic) –used for Vax 780 — an astonishing.
Computer Architecture & Operations I
Computer Architecture & Operations I
Topics to be covered Instruction Execution Characteristics
CS 230: Computer Organization and Assembly Language
CPEG323 Quiz 1 Review Long Chen October, 26th, 2005.
A Closer Look at Instruction Set Architectures
Morgan Kaufmann Publishers
ELEN 468 Advanced Logic Design
Computer Organization & Design Microcode for Control Sec. 5
RISC Concepts, MIPS ISA Logic Design Tutorial 8.
Procedures (Functions)
Basics Of X86 Architecture
Assembly Programming using MIPS R3000 CPU
Introduction to Computer Systems Engineering
Instructions - Type and Format
COSC121: Computer Systems
Topic 3 Number Representations and Computer Arithmetics
Topic 3a Two’s Complement Representation
The University of Adelaide, School of Computer Science
Topic 5: Processor Architecture Implementation Methodology
CSE378 Midterm Review Moore’s Law -- What are the two versions?
Topic 3 Number Representations and Computer Arithmetics
Topic 5: Processor Architecture
Topics covered so far... What is architecture? 4 design principles
COMP541 Datapaths I Montek Singh Mar 18, 2010.
Assembly Programming using MIPS R3000 CPU
Program and memory layout
Course Outline for Computer Architecture
Program and memory layout
Program and memory layout
Introduction to Computer Systems Engineering
Topic 2b ISA Support for High-Level Languages
Presentation transcript:

2015/10/22\course\cpeg323-08F\Final-Review F.ppt1 Midterm Review Introduction to Computer Systems Engineering (CPEG 323)

2015/10/22\course\cpeg323-08F\Final-Review F.ppt2 Objectives of CPEG 323 Acquire solid knowledge in the analysis, design, implementation and evaluation of computer system organization with emphasis on instruction-set architecture and optimization Acquire basic knowledge of the interaction between system software (e.g. compilers) and hardware (architecture) design

2015/10/22\course\cpeg323-08F\Final-Review F.ppt3 ABET Outcomes Ability to apply knowledge of science (e.g., computer architecture and system organization, and related computer science issues), and engineering (e.g., performance analysis and benchmarking, ISA simulation and verification) Ability to use the techniques, skills and modern engineering tools necessary for engineering practice Knowledge of related topics in computer science discipline

2015/10/22\course\cpeg323-08F\Final-Review F.ppt4 Areas of Importance Basics of computer organization Instruction set architectures Computer arithmetic System Software Computer performance

2015/10/22\course\cpeg323-08F\Final-Review F.ppt5 Basics of Computer Organization (Chapter 1 of text + slides Topic0, 1, 1a) General knowledge of computing history Historical perspectives - Impacts of technological changes - Market forces - How architecture is affected by software and applications Basic structure of general purpose computer

2015/10/22\course\cpeg323-08F\Final-Review F.ppt6 Instruction Set Architectures (Chapter 2 of book + Slides 2, 2a, 2b, 2c. 2d) What is ISA ? Role of ISA w.r.t. hardware and software MIPS instruction set architecture Basic Steps of MIPS instruction execution

2015/10/22\course\cpeg323-08F\Final-Review F.ppt7 More about ISA … 4 style of ISAs: memory-to-memory accumulator machines stack machines register based ISA General vs. special purpose regs

2015/10/22\course\cpeg323-08F\Final-Review F.ppt8 More about ISA … MIPS memory model data types and sizes little vs. big endings Register conventions MIPS operations (3 types) instruction format and fields addressing mode assembly vs. machine representation RISC vs. CISC Calling conventions and stack frames caller save vs. callee save parameter passing

2015/10/22\course\cpeg323-08F\Final-Review F.ppt9 More about ISA … System software and ISA role of system software tool chain: compiler, assembler, linker, etc. memory layout for C compilers runtime stack layout Interaction between ISA and OS Privileged mode, traps, etc Static vs. dynamic libraries

2015/10/22\course\cpeg323-08F\Final-Review F.ppt10 Computer Arithmetic (Chapter 3 of book + Topics 3, 3a, 3b, 3c, 3d, 3e) Number representations un/signed integers BCDs Two’s complement

2015/10/22\course\cpeg323-08F\Final-Review F.ppt11 Computer Arithmetic – cont’d Basic ALU design Integer adders (ripple carry, look ahead techniques) Integer multiply

2015/10/22\course\cpeg323-08F\Final-Review F.ppt12 Computer Arithmetic – cont’d Real numbers IEEE-754 Representation FP Addition

2015/10/22\course\cpeg323-08F\Final-Review F.ppt13 Performance Evaluation (Chapter 4 of book + Slides 4, 4a) Why performance evaluation ? Performance matrices Performance measurement Benchmarks

2015/10/22\course\cpeg323-08F\Final-Review F.ppt14 Performance matrices Time-based matrices CPI MIPS and MFLOPS Hardware based matrices and weakness

2015/10/22\course\cpeg323-08F\Final-Review F.ppt15 Performance measurement and benchmarking Sustained and peak performance Relative performance Benchmark classes

2015/10/22\course\cpeg323-08F\Final-Review F.ppt16 Processor Datapath and Control (Chapter 5 of book + Slides 5, 5a, 5b) Datapath building blocks Single-cycle datapath and control Multi-cycle datapath and control And comparison between them

2015/10/22\course\cpeg323-08F\Final-Review F.ppt17 Data Path and Control Given an instruction, say, add or lw or sw, can you point out the correct setting of each control?

2015/10/22\course\cpeg323-08F\Final-Review F.ppt18 Data Path and Control 1-cycle implementation Multi-cycle implementation Finite-state machine  Microcode