06/07/041 F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J. Barbosa

Slides:

Advertisements

Similar presentations

Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.

Advertisements

GSI Event-driven TDC with 4 Channels GET4

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.

JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.

GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 

Tests of CAEN 1190 Multi-hit TDCs Simona Malace Brad Sawatzky and Brian Moffit JLab Hall C Summer Workshop Aug , JLab.

GlueX Collaboration Meeting October 2-4, 2014 Trigger System Update R. Chris Cuevas Trigger Hardware/Firmware Status  Hardware Status  Performance Test.

1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.

Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,

GlueX Collaboration Meeting May 12-14, GeV Trigger Electronics R. Chris Cuevas Trigger Hardware/Firmware Status  Global Trigger  Installation.

12 GeV Trigger Workshop Session II - DAQ System July 8th, 2009 – Christopher Newport Univ. David Abbott.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

STaRBoard Jamal Rorie 5/09/06. Data Collection TDC Leading Edge Lo Level Discriminator Mean Timer 1:3 Splitter ADC Leading Edge Hi Level Discriminator.

29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)

1.Status update from May 2011  FADC250 and Trigger modules  Two crate testing success 2.Schedule  How about those requirements?  What’s happened since.

23 July, 2003Curtis A. Meyer1 Milestones and Manpower Curtis A. Meyer.

MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)

Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,

 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

SBS/A1n DAQ status Alexandre Camsonne August 28 th 2012.

The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.

GlueX Collaboration Meeting February , GeV Trigger Electronics R. Chris Cuevas Hardware Status ( A top down view,, )  Global Trigger Processing.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.

TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.

SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.

SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.

Data Acquisition for the 12 GeV Upgrade CODA 3. The good news…  There is a group dedicated to development and support of data acquisition at Jefferson.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)

Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.

Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.

Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy

12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.

Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

Hall D Online Meeting 9 August 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division Mission Who’s Who.

Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.

Electronics for HPS Proposal September 20, 2010 S. Boyarinov 1 HPS DAQ Overview Sergey Boyarinov JLAB June 17, 2014.

SBS/A1n Fast DAQ Alexandre Camsonne October 19 th 2012.

DAQ Status & Plans GlueX Collaboration Meeting – Feb 21-23, 2013 Jefferson Lab Bryan Moffit/David Abbott.

HPS TDAQ Review Sergey Boyarinov, Ben Raydo JLAB June 18, 2014.

SBS / A1n DAQ Alexandre Camsonne 02/27/2013. APV25 Standard VME access ok : can configure board Check address assignment in VME64X crate Need to debug.

Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.

Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.

Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.

GlueX Collaboration May05 C. Cuevas 1 Topics: Infrastructure Update New Developments EECAD & Modeling Tools Flash ADC VXS – Crates GlueX Electronics Workshop.

Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:

IEEE Real Time 091 Data Acquisition System for Multi-channel Gas Detector Hongyu ZHANG, Kejun ZHU, Haitao ZHU Institute of High Energy Physics,

C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.

DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.

ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.

TOF Update GlueX Collaboration Meeting Jefferson Lab May 12, 2009 Paul Eugenio & Alexander Ostrovidov Florida State University.

ETD meeting Architecture and costing On behalf of PID group

vXS fPGA-based Time to Digital Converter (vfTDC)

14-BIT Custom ADC Board Rev. B

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 :

PID meeting SCATS Status on front end design

Status of the Beam Phase and Intensity Monitor for LHCb

Hall A Compton Electron detector overview

Sheng-Li Liu, James Pinfold. University of Alberta

QUARTIC TDC Development at Univ. of Alberta

Fernando J. Barbosa F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J.

HallD Collaboration Meeting Jefferson Lab December 11-13, 2003

PID meeting Mechanical implementation Electronics architecture

Orsay Talks Christophe : General questions and future developments.

Presentation transcript:

06/07/041 F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J. Barbosa

06/07/042 Team Members Design F. J. Barbosa Ed Jastrzembski James Proffitt Layout Jeff Wilson Production Chris Cuevas Software David Abbott QC & Rework Bill Gunning Signal Hub Mark Taylor

06/07/043 A Brief History Discussions on a high resolution TDC for use in Hall D started in late Other JLAB users showed interest in a high resolution TDC - design work started in mid Two fully functional prototypes tested in Results were presented at the 2002 IEEE NSS-MIC. Production of 50 units has been completed for Hall C and other users at JLAB in early 2004.

06/07/044 F1TDC Specifications Packaging6U VME64x InputsDifferential ECL (110 Ohm) pS LSB pS LSB ControlSTART, SYNCRES, TRIGGER Front Panel – Differential ECL (110 Ohm) Backplane – Differential LVPECL (110 Ohm) ClockDifferential LVPECL (110 Ohm) – 40 MHz Internal, Front Panel, Backplane Dynamic7.8 uS (for 120 pS LSB) Range3.9 uS (for 60 pS LSB) StandardLess than 0.9 LSB Deviation INL0 LSB DNL10-50% LSB AcquisitionTrigger Matching w/ Zero suppression Programmable Trigger Window and Latency FIFO1 M TDC Data Words Interface32-bit VME Block Transfers (>20 Mbyte/s) 64-bit VME Block Transfers (>40 Mbyte/s) 0.5A 0.4A 7.3A 1.8A

06/07/045 Project Status A few ECOs and rework performed after receipt of units. All 50 production units tested after a burn-in period of at least 72 hours: 34 Pass, 16 Need Further Checks 64-bit data readout available (40 Mbytes/s). Multi-block readout functioning properly (multiple boards – single logical read). Backplane signal distribution hub has been designed. Layout is close to completion. User’s Manual available online at

06/07/046 Project Status (cont.) Two software initiatives: Functional Testing – single board lab bench testing. For Users – library created to be used within VxWorks. Software library contains code to access, initialize, configure, control, and readout of a crate full of F1TDC boards (up to 20). Transparency – the user does not need intimate knowledge of the F1 chip control registers, timing and order of programming. Library designed to be functionally independent but intended for CODA users: # Setup F1TDC f1Clear(F1_SLOT); f1EnableData(F1_SLOT,0xff); /*all 8 chips*/ f1SetBlockLevel(F1_SLOT,1); /*read 1 event at a time*/ f1EnableBusError(F1_SLOT);

06/07/047 Schedule Project on target to be completed by early July 2004.