1 Radiation Effects on Emerging Electronics Materials & Devices MURI Annual Review Welcome & Thanks for Being Here! AFOSR PM: Kitt Reinhardt (703)588-0194.

Slides:



Advertisements
Similar presentations
2 December 2003 – ITRS Public Conference Tsinchu, Taiwan ITRS 2003 Front End Process ITRS Conference December 2, 2003 Hsinchu, Taiwan.
Advertisements

1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Modeling and Simulation ITWG San Francisco, July 24, July 2002 Work In Progress – Not for Publication Modeling and Simulation ITWG Jürgen Lorenz.
4 December 2002, ITRS 2002 Update Conference Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer, Infineon.
Modeling and Simulation ITWG Tokyo, December 4, 2002 Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer,
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
by Alexander Glavtchev
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
Logic Process Development at Intel
ECE 6466 “IC Engineering” Dr. Wanda Wosik
MURI Device-level Radiation Effects Modeling Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton School of Engineering.
ITRS 2003 Front End Processing Challenges David J. Mountain *Gate Stack Leff Control *Memory Cells Dopant Control Contacts *Starting Material FEP Grand.
INFLUENCE OF GAMMA IRRADIATION ON SILICON NITRIDE MIS CAPACITORS AND RADIATION HARDNESS Dr. Ercan YILMAZ Abant Izzet Baysal University Bolu-Turkey.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Lateral Asymmetric Channel (LAC) Transistors
MonolithIC 3D  Inc. Patents Pending 1 THE MONOLITHIC 3D-IC: Logic + eDRAM on top.
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
MonolithIC 3D  Inc. Patents Pending 1 The Monolithic 3D-IC A Disruptor to the Semiconductor Industry.
מודלים של חיבורי ביניים מודלים חשמליים של חיבורי ביניים עבור מעגלי VLSI פרופ ’ יוסי שחם המחלקה לאלקטרוניקה פיזיקלית, אוניברסיטת ת ” א.
Lecture #25a OUTLINE Interconnect modeling
Next Generation Integrated Circuits 300 mm wafers Copper metallization Low-K dielectric under interconnect lines High-K dielectric under gate Silicon-on-insulator.
Radiation Effects in Microelectronics EE-698a Course Seminar by Aashish Agrawal.
Design constraints Lection 5
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
Items for Discussion Chip reliability & testing Testing: who/where/what ??? GBTx radiation testing GBTx SEU testing Packaging – Low X0 options, lead free.
1. 2 Electronics Beyond Nano-scale CMOS Shekhar Borkar Intel Corp. July 27, 2006.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
Space qualified glass database Mauro Ghigo, Paolo Spanò INAF – Astronomical Observatory of Brera January 29 th, 2009.
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
ITRS Factory Integration Difficult Challenges Last Updated: 30 May 2003.
Radiation Effects on Emerging Electronic Materials and Devices Ron Schrimpf Vanderbilt University Institute for Space and Defense Electronics.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Basic MOSFET I-V characteristic(1/3) High circuit operation speed  large I ON small Subthreshold Slope (SS) Low power consumption  small I OFF (Silicon-on-insulator.
Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes.
TECHNICAL SEMINAR ON TECHNOLOGIES AND DESIGNS FOR ELECTRONIC NANOCOMPUTERS PRESENTED BY : BIJAY KUMAR XESS ADMN NO : 4 I&E/2K.
Space Radiation and Fox Satellites 2011 Space Symposium AMSAT Fox.
Overview of Semiconductor Technologies Key Semiconductor Technologies. - Bulk silicon, SOI, III-V and II-VI semiconductors. Economic Impacts of Semiconductor.
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
指導教授:劉致為 博士 學生:魏潔瑩 台灣大學電子工程學研究所
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
MURI kick-off: 5/10/05 Total-Dose Response and Negative-Bias Temperature Instability (NBTI) D. M. Fleetwood Professor and Chair, EECS Dept. Vanderbilt.
CMOS Fabrication nMOS pMOS.
45nm Processors & Beyond A Presentation On By Ajaypal Singh Dhillon Kurukshetra university.
Chapter13 :Metallization
Trends in IC technology and design J. Christiansen CERN - EP/MIC
Advanced Computing and Information Systems laboratory Nanocomputing technologies José A. B. Fortes Dpt. of Electrical and Computer Eng. and Dpt. of Computer.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
Federico Faccio CERN/PH-MIC
SEE Scaling Effects Lloyd Massengill 10 May 2005.
Figure 11.1 (p. 260) Trends of power supply voltage V DD, threshold voltage V T, and gate oxide thickness d versus channel length for CMOS logic technologies.
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
Radiation Hardness in Semiconductors
14 February, 2004SLIP, 2004 Self-Consistent Power/Performance/Reliability Analysis for Copper Interconnects Bipin Rajendran, Pawan Kapur, Krishna C. Saraswat.
05-1 Digital Integrated Circuits 05: Advanced Fabrication & Lithography Revision
Low Alpha Materials and Metrology in the IC Industry
Rad (radiation) Hard Devices used in Space, Military Applications, Nuclear Power in-situ Instrumentation Savanna Krassau 4/21/2017 Abstract: Environments.
S-RCAT(Sphere-shaped-Recess-Channel-Array-Transistor) Technology for 70nm DRAM feature size and beyond J.Y.Kim and Kinam Kim, et all (Samsung Electronics)
20-NM CMOS DESIGN.
by Alexander Glavtchev
CMOS Scaling Effects Dr. A.V.N.Tilak Gudlavalleru Engineering College
Signal Propagation Along Interconnects
Introduction to CMOS VLSI Design Chapter 3: CMOS Processing Technology
MOSFET Scaling ECE G201.
Rad Hard Products for Satellites and Space
by Yi Zhao CMPE640 ITRS presentation Fall 2005
Presentation transcript:

1 Radiation Effects on Emerging Electronics Materials & Devices MURI Annual Review Welcome & Thanks for Being Here! AFOSR PM: Kitt Reinhardt (703) This MURI Represents AFOSRs FlagShip Radiation Effects Electronics Program AF & DoD Requires SOTA Performance Electronics that are Reliable & Rad-Hard to Maintain Asymmetrical Warfighter System Capabilities Advantage

2 Future DoD Electronics Challenges Key Issues COTS optimized for major com’l appl’s  ‘just enough’ IC’s  < 7 yr lifetime  reliability traded for performance  unknown rad & rel sensitivities of new matl’s & structures Lack of test, eval, vali- dation approaches+data hardened-by-design (HBD) + main- stream com’l fabs KC’s ~1 gen behind com’l HBD design & validation unknown rad & rel sensitivities of new tech gen’s behind com’l 2 fabs; >$600M/fab to upgrade unknown rad/rel sensitiv- ities of new tech < 0.25  m nitch ‘dedicated’ IC fabs with ‘process hardened’ technology 4 1 com’l specs meet system requirements Commercial Off The Shelf (COTS) Parts com’l specs do not meet reqt’s upscreen IC (show it can meet spec) reduce system spec to meet com’l spec 2 3 unknown reliability and radiation sensitivities of new materials, processes, device geometries & circuits Paramount Challenge DoD Electronics Requirements: 1) SOTA Performance + 2) Reliable for 5-20 yrs + 3) Radiation Hard + 4) Affordable

3 Unprecedented Number of New Materials Req’d for IC Scaling “Emerging tech nodes require the introduction of new matl’s at a rate that exceeds current capabilities for generating required database and models on new failure regimes and defects. Further increased scaling will make it difficult to maintain current reliability levels. We have entered the era of material limited device scaling and reliability!” (ITRS:2004) Industry Acknowledges Concerns (Si, SiO 2, Al); ~ 1 new mat’l/gen; ~ 2-3 new matl’s/gen Traditional Si, p-Si, SiO 2, & Al Have Reached Their Material Limits! SiO 2 Gate Insulator Polysilicon Gate Aluminum Interconnect SiO 2 Interlevel Dielectric Silicon Channel Silicon Substrate SiO 2 DRAM Capacitor High-k dielectric (TBD) Metal(s) (TBD) Cu Interconnects Low-k dielectric (aerogel,…) SiGe (strained) Silicon-on-Insulator (SOI) High-k dielectric (TBD) Circa Late 1990sCirca Mid-Late 2000s

4 COTS Reliability Trends Com’l part reliability 2-7yrs, DoD requires 1-20yrs Smaller & Faster CMOS Devices reduced feature size → inc.temp and tremendous leakage currents  increased hot carrier effects, oxide breakdown, and electromigration New Materials & Device Structures 1-3 new matl’s each generation and new device structures introduced  reliability sensitivities unknown Loss of Expertise in Reliability Analysis 1994 Acq. reforms dismantled gov’t electronics T&E infrastructure. Reliability community is lagging fabs in identifying/modeling new failure modes IC Lifetime 70C  Process Lifetime & Variation nm IC Lifetime (yrs) <2 130nm SDI Smaller Devices + New Matl’s + New Device Structures = Reduced Reliability CC Time (hrs) yrs 30 yrs CMOS IC Lifetime U. Maryland/Boeing 17 yrs 1.8 yrs

5  Natural Space Environment: graceful degradation & repeated upsets  HAND would cause total failure of electronics in weeks to months Solar Protons & Heavy Ions Trapped Van Allen Belt Electrons & Protons Galactic Cosmic Ray Heavy Ions & Protons High Altitude Nuclear Detonation (HAND) Key DoD future space DoD missions will Concerns increasingly rely on COTS parts: 1) reduced feature size: 90nm  45nm inc’d SEEs 2) unprecendented number of new processes & materials unknown radiation sensitivities : Natural & Man-Made Space Rad Environment Defines DoD’s Unique Electronics Reqt’s

6 RHOC 6.1 Roadmap