High performance sensor interfaces: Efficient system architectures and calibration techniques Marc Pastre – 2011.

Slides:



Advertisements
Similar presentations
Chapter 7 Operational-Amplifier and its Applications
Advertisements

Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.
Sensors Interfacing.
Op amp Stability Analysis and Op-amp Circuits
Lock-in amplifiers Signals and noise Frequency dependence of noise Low frequency ~ 1 / f –example: temperature (0.1 Hz), pressure.
Data Acquisition Risanuri Hidayat.
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
Lecture 9: D/A and A/D Converters
Quasi-Passive Cyclic DAC Gabor C. Temes School of EECS Oregon State University.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
Interfacing Analog and Digital Circuits
DIGITAL SYSTEMS TCE INTERFACING WITH ANALOG DEVICES (Week 12)
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
Chapter 11 Operational Amplifiers and Applications
Introduction to Analog-to-Digital Converters
Department of Information Engineering357 Operation amplifier The tail, large impedance gives high CMRR Mirror as active load. High gain Follower as buffer.
1 ECE 3336 Introduction to Circuits & Electronics MORE on Operational Amplifiers Spring 2015, TUE&TH 5:30-7:00 pm Dr. Wanda Wosik Set #14.
Introduction to Op Amps
Digital to Analog Converters
ME 6405 Operational Amplifiers 10/2/12
Ch7 Operational Amplifiers and Op Amp Circuits
DATA ACQUISTION AND SIGNAL PROCESSING Dr. Tayab Din Memon Lecture Introduction to Opamps & Multisim.
Electronic Devices Ninth Edition Floyd Chapter 13.
Lock-in amplifiers
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
Analog Electronics Lecture 5.
Chapter 8 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
electronics fundamentals
FE8113 ”High Speed Data Converters”
Announcements Assignment 5 due tomorrow (or now)
Outline Direct conversion architecture Time-varying DC offsets Solutions on offset Harmonic mixing principle FLEX pager receiver Individual receiver blocks.
Chapter 19 Electronics Fundamentals Circuits, Devices and Applications - Floyd © Copyright 2007 Prentice-Hall Chapter 19.
ACOE2551 Microprocessors Data Converters Analog to Digital Converters (ADC) –Convert an analog quantity (voltage, current) into a digital code Digital.
By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
Announcements mid-term Thursday (Oct 27 th ) Project ideas to me by Nov 1 st latest Assignment 4 due tomorrow (or now) Assignment 5 posted, due Friday.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
10/11/2015 Operational Amplifier Characterization Chapter 3.
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring
Digital to Analog Converters (DAC) 2 ©Paul Godin Created March 2008.
Current Feedback Op-Amp BY MAHMOUD EL-SHAFIE. Lecture Contents Introduction Operation Applications in High Speed Electronics.
Passive filters Use Passive components (R, L, C) Does not provide gain
Digital to Analog Converters (DAC) 1 Technician Series ©Paul Godin March 2015.
Introduction to MicroElectronics
Analog/Digital Conversion
Digital to Analog Converter (DAC)
THERMAL NOISE ESTIMATION IN SWITCHED-CAPACITOR CIRCUITS
Low Power, High-Throughput AD Converters
Outline Abstract Introduction Bluetooth receiver architecture
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,
1 Chapter 8 Operational Amplifier as A Black Box  8.1 General Considerations  8.2 Op-Amp-Based Circuits  8.3 Nonlinear Functions  8.4 Op-Amp Nonidealities.
CHAPTER 20 OPERATIONAL AMPLIFIERS (OP-AMPS). Introduction to operational amplifiers Symbol and Terminals.
 Sensor (S)–converts arbitary physical quantity into electric signal  Adaptor (A)–provides signal amplification to a required level; expands a dynamic.
The Working Theory of an RC Coupled Amplifier in Electronics.
Lecture Notes / PPT UNIT III
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 13 Interfacing with the Analog World.
MECH 373 Instrumentation and Measurements
B.Sc. Thesis by Çağrı Gürleyük
Lock-in amplifiers
Lesson 8: Analog Signal Conversion
Chapter 5 OUTLINE Op-Amp from 2-Port Blocks
Presentation transcript:

High performance sensor interfaces: Efficient system architectures and calibration techniques Marc Pastre – 2011

High performance sensor interfaces, Marc Pastre Outline Sensor interfaces –System architectures Open-loop vs. Closed-loop Continuous-time vs. Sampled –Frontends Voltage-, current-, charge-mode Case studies –Hall sensor –MEMS-based accelerometer Digital calibration –Successive approximations –M/2 + M Sub-binary DACs for successive approximations Conclusion

High performance sensor interfaces, Marc Pastre Open-loop vs. Closed-loop Straightforward implementation Analog output Sensitive to sensor non-linearity Directly compatible with a  loop Digital or analog output Insensitive to sensor non-linearity Sensitive to actuator non-linearity Feedback loop stability Bandwidth Sensor FE BE Sens Act FE Filter feedback

High performance sensor interfaces, Marc Pastre Continuous-time vs. Sampled systems Continuous-time: –Straightforward –Low power consumption –High bandwidth –Not really compatible with continuous-time calibration Sampled systems directly compatible with: –Closed-loop  modulators –Switched capacitor circuits –Digital calibration

High performance sensor interfaces, Marc Pastre Voltage-, current-, charge-mode Voltage-mode: –Hi-Z  Instrumentation amplifier, Op-Amp (+ input) –Low-Z  Op-Amp circuit, switched capacitor Current-mode: –Transimpedance amplifier (based on common-source transistor, Op-Amp, …) –Switched capacitor circuit used as integrator –Virtual input Charge-mode: –Transimpedance integrator (based on common-source transistor, Op-Amp, …) –Switched capacitor

High performance sensor interfaces, Marc Pastre Case studies Hall sensor microsystem: –Open-loop –Voltage-mode –Sampled –Continuous-time sensitivity calibration MEMS-based accelerometer: –Closed-loop –Voltage-/Charge-mode –Sampled –Sensor included in a  loop

High performance sensor interfaces, Marc Pastre Hall sensor microsystem Continuous-time sensitivity calibration Reference field generated by integrated coil Combined modulation scheme mixes up reference and external signal Parallel demodulation schemes allow continuous background sensitivity calibration Compensation of any cause of drift (temperature, mechanical stresses, ageing)

High performance sensor interfaces, Marc Pastre Sensitivity drift of Hall sensors Drift due to –Temperature –Mechanical stresses –Ageing Typical temperature drift –500 ppm/°C uncalibrated –300 ppm/°C with 1 st order correction Typical ageing drift –20’000 ppm (2 %) S I /S I T [°C]

High performance sensor interfaces, Marc Pastre System architecture

High performance sensor interfaces, Marc Pastre Spinning current modulation 2 modulation phases Modulated signal, constant offset Offset-free signal extracted by demodulation A I bias B ext  V ext  V off  V ext  V off V off Switch box

High performance sensor interfaces, Marc Pastre Combined modulation 4 modulation phases Modulated signal & reference, constant offset Modulation frequency of 1 MHz A Switch box I bias B ref V off I ref B ext +(V ext + V ref ) + V off  ( V ext  V ref )  V off  ( V ext  V ref )  V off  ( V ext  V ref )  V off

High performance sensor interfaces, Marc Pastre Demodulation schemes 3 different demodulation schemes Offset-free signal & reference demodulation, using synchronous switched-capacitor circuits Modulation +(V ext + V ref ) + V off 4V ext 4V ref 4V off PhaseSpin.CoilAmplifier output Demodulation Sig.Ref.Off (V ext + V ref ) + V off +(V ext - V ref ) + V off -(V ext - V ref ) + V off

High performance sensor interfaces, Marc Pastre Reference signal demodulation 2 limitations for precise reference signal extraction: –Low reference signal level V Hall;ref = (S I;Hall  I bias )  (E I;coil  I ref ) = 40  V V Hall;ref  0.1% = 40 nV Input-referred noise = 20 nV/  1 MHz –External signal aliasing V ext;max = 100  V ref High-pass parasitic transfer function Solution: Reference signal filtering

High performance sensor interfaces, Marc Pastre Reference signal filtering Filtering combined with reference signal demodulation and analog-to-digital conversion Second-order low-pass filtering Demodulator 1 kHz –Feedback path in the switched-capacitor demodulator Delta-sigma 0.1 Hz –Long integration period

High performance sensor interfaces, Marc Pastre Filtering transfer function

High performance sensor interfaces, Marc Pastre External signal aliasing Variation of the external signal between the reference demodulation phases  alias Derivative effect  high-pass transfer function 100 kHz  [  (V ext;1  V ref )  V off ]  [  (V ext;2  V ref )  V off ]  [  (V ext;3  V ref )  V off ]  [  (V ext;4  V ref )  V off ] = 4V ref  [(V ext;1  V ext;2 )  (V ext;3  V ext;4 )] Parasitic term

High performance sensor interfaces, Marc Pastre Effect of filtering on alias Minimum attenuation of 120 dB

High performance sensor interfaces, Marc Pastre Effects of filtering On noise –Bandwidth limited to less than 1 Hz –White noise integrated in limited bandwidth –Total input-referred RMS noise < V Hall;ref  0.1% = 40 nV On aliased external component –Minimum attenuation of 120 dB –V ext;max = 100  V ref attenuated to 100  V ref / 10 6 = V ref  0.01% Extraction of V ref  0.1% possible  sensitivity calibration with 1’000 ppm accuracy

High performance sensor interfaces, Marc Pastre Sensitivity drift compensation Sensitivity compensated by sensor bias current adjustment V Hall = (S I;Hall  I bias )  B

High performance sensor interfaces, Marc Pastre Offset compensation Compensation current injection into preamplifier Demodulator can be optimized (low-pass filter)

High performance sensor interfaces, Marc Pastre Circuit micrograph 11.5 mm 2 in AMS 0.8  m CXQ Hall sensors & coils integrated

High performance sensor interfaces, Marc Pastre Measurement results Compared to state of the art: –High bandwidth –Low gain drift (6-10 times better) Supply voltage Sensitivity Full scale Bandwidth Non-linearity Gain drift 5 V 35 V/T  50 mT 500 kHz < 0.1 % < 50 ppm/  C

High performance sensor interfaces, Marc Pastre MEMS-based accelerometer Closed-loop system 5 th order  loop: Sensor (2 nd order) + Filter (3 rd order) Low-precision front-end (7 bits) Internally non-linear ADC Digital filter (3 rd order) Versatile and reconfigurable system, yet featuring high performances

High performance sensor interfaces, Marc Pastre System architecture

High performance sensor interfaces, Marc Pastre Frontend 11.5 mm 2 in AMS 0.8  m CXQ Hall sensors & coils integrated

High performance sensor interfaces, Marc Pastre Time-interleaved CDS

High performance sensor interfaces, Marc Pastre Internally non-linear ADC

High performance sensor interfaces, Marc Pastre Circuit micrograph

High performance sensor interfaces, Marc Pastre Measurement results Compared to state of the art: –High bandwidth –Low noise Without signal 222Hz

High performance sensor interfaces, Marc Pastre Measurement results Supply voltage Sampling frequency  loop order Full scale Bandwidth Dynamic range (300 Hz) 3.3V /  9V 1 MHz = g 300 Hz 19 bits SNR (300 Hz)16 bits Input noise 1.7  g/  Hz

High performance sensor interfaces, Marc Pastre Digital calibration Digital compensation of analog circuits Successive approximations: –Algorithm –Working condition Sub-binary DACs for successive approximations: –Resolution –Radix –Tolerance to component mismatch –Architectures –Design

High performance sensor interfaces, Marc Pastre Digital compensation High-precision calibration of low-precision circuits Alternative to intrinsically precise circuits (matching & high area) Analog system Input Output Digital calibration algorithm DAC CompensationDetection

High performance sensor interfaces, Marc Pastre Compensation methodology Detection configuration –Continuous: normal operation configuration –Interrupted: special configuration Detection node(s) –Imperfection sensing –Usually voltage-mode Compensation node(s) –Imperfection correction –Current-mode

High performance sensor interfaces, Marc Pastre Offset cancellation in OAs Closed-loop: calibration during operation possible Open-loop: higher detection level  V  -V O V out = AV O Closed-loopOpen-loop

High performance sensor interfaces, Marc Pastre Offset compensation in OAs Compensation by current injection Unilateral/bilateral Compensation current sources: M/2 + M DACs

High performance sensor interfaces, Marc Pastre Choice of compensation node(s) Compensation current corrects imperfection only Current injected by a small current mirror, taking into account: –Channel length modulation –Saturation voltage Connection of the current mirror does not affect the compensation node characteristics: –Impedance –Parasitic capacitance –System parameters linked to parasitics

High performance sensor interfaces, Marc Pastre Offset distribution before compensation Gaussian distribution Depends on component matching

High performance sensor interfaces, Marc Pastre Offset reduction Offset can be reduced by: –Matching  Increase area –Digital calibration Digital calibration circuits can be made very small In deep sub-micron technologies: –Design analog circuits with reasonable performance –Enhance critical parameters by digital calibration Mixed-signal solution is optimal in terms of global circuit area

High performance sensor interfaces, Marc Pastre Offset distribution after digital compensation Uniform distribution (in a 1 LSB interval) Residual offset depends on DAC resolution

High performance sensor interfaces, Marc Pastre Successive approximations The algorithm decides on the basis of comparisons A comparator senses the sign of the imperfection Working condition: (i  [2, n]) reset all d i = 0 for i = n downto 1 set d i = 1 if C out > 0 reset d i = 0 end if end for

High performance sensor interfaces, Marc Pastre Offset compensation: Target Z 0 : Correction value that perfectly cancels the offset A < Z 0 : Resulting offset negative A > Z 0 : Resulting offset positive

High performance sensor interfaces, Marc Pastre Offset compensation: Algorithm execution From MSB to LSB Bit kept if compensation value insufficient reset all d i = 0 for i = n downto 1 set d i = 1 if C out > 0 reset d i = 0 end if end for

High performance sensor interfaces, Marc Pastre DAC Resolution Full scale chosen to cover whole uncompensated offset range Resolution corresponds to residual offset achieved after compensation

High performance sensor interfaces, Marc Pastre DACs for successive approximations Imperfections in DACs for compensation –Missing codes are problematic –Redundancies are acceptable IdealMissing codeRedundancies Binary radix Sub-binary radix

High performance sensor interfaces, Marc Pastre Sub-binary radix DACs Code redundancies are voluntarily introduced to: –Account for variations of component values –Avoid missing codes Arbitrarily high resolutions can be achieved without exponential increase of area For successive approximations: –Precision is not important –Resolution is the objective Sub-binary DACs are ideal in conjunction with successive approximations –Very low area

High performance sensor interfaces, Marc Pastre Sub-binary DACs: Radix Radix = 1.5Radix = 1.75

High performance sensor interfaces, Marc Pastre Radix: Tolerance to component mismatch Radix-2 tolerates no mismatch! 100 % mismatch  thermometric DAC (radix-1) component mismatch Radix

High performance sensor interfaces, Marc Pastre Implementation: Current-mode R/2R converters R eq;i = 2R (  i) Current divided equally in each branch (i i = b i ) Component imperfection  current imbalance  missing code (or redundancy)

High performance sensor interfaces, Marc Pastre R/2 + R converters x > 2 ; R eq;i b i Current division voluntarily unbalanced –Radix < 2 (sub-binary) –Code redundancies

High performance sensor interfaces, Marc Pastre R/2 + R converters: Pseudo-MOS implementation Resistors can advantageously be replaced by transistors to implement the current division Unit-size device with fixed W/L implements R Unit-size devices are put in series (2R) or in parallel (R/2) Unit-size transistors are kept very small Condition: V G identical for all transistors 2RR R/2 W/L

High performance sensor interfaces, Marc Pastre M/3M converters Radix 1.77 ; maximum mismatch 13 % V G = V DD allows driving d i directly with logic

High performance sensor interfaces, Marc Pastre M/2.5M converters Radix 1.86 ; maximum mismatch 7.3 % V G = V DD allows driving d i directly with logic

High performance sensor interfaces, Marc Pastre Current collectors & Output stage Current mirrors simple to implement  V is not problematic

High performance sensor interfaces, Marc Pastre Conclusion Closed-loop systems are less sensitive to imperfections Calibration can be included transparently in sampled systems It is advantageous to include sensors in  loops Switched capacitor circuits enable flexible and reconfigurable systems Calibration is necessary in deep sub-micron technologies to reach high performances Improve analog performance with digital calibration: –Design analog circuits with reasonable performance –Enhance critical parameters by digital calibration –Mixed-signal solution optimal in terms of global circuit area

High performance sensor interfaces, Marc Pastre References M. Pastre, M. Kayal, H. Blanchard, “A Hall Sensor Analog Front End for Current Measurement with Continuous Gain Calibration”, IEEE Sensors Journal, Special Edition on Intelligent Sensors, Vol. 7, Number 5, pp , May 2007 M. Pastre, M. Kayal, H. Schmid, A. Huber, P. Zwahlen, A.-M. Nguyen, Y. Dong, “A 300Hz 19b DR capacitive accelerometer based on a versatile front end in a 5th order ΔΣ loop”, IEEE European Solid-State Circuits Conference (ESSCIRC), pp , September 2009 M. Pastre, M. Kayal, “Methodology for the Digital Calibration of Analog Circuits and Systems – with Case Studies”, Springer, The International Series in Engineering and Computer Science, Vol. 870, ISBN , 2006 M. Pastre, M. Kayal, “Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs”, IEEE Mixed Design of Integrated Circuits and Systems Conference (MIXDES), June 2009 M. Pastre, M. Kayal, “High-precision DAC based on a self calibrated sub-binary radix converter”, IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 1, pp , May 2004 C. C. Enz, G. C. Temes, “Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization”, Proceedings of the IEEE, Vol. 84, pp , November 1996