Irradiation Test of the Omegapix2 Digital Tier May 18-22, 2015, CERN Olivier Le Dortz, LPNHE Paris Juin 2015.

Slides:



Advertisements
Similar presentations
1 Patrick Breugnon, Richun Fei, Denis Fougeron, Maurice Garcia-Sciveres (*), Fabrice Gensolen, Mohsine Menouni, Laurent Perrot, Alexandre Rozanov CPPM.
Advertisements

S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.
IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
SEU tolerant cells developed for the FEI4 chip Patrick Breugnon, Denis Fougeron, Mohsine Menouni, Alexandre Rozanov CPPM-CNRS-Université de la mediterranée-Marseille.
Parts & Functions of a Computer. 2 Functions of a Computer.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
LECC 2006 Ewald Effinger AB-BI-BL The LHC beam loss monitoring system’s data acquisition card Ewald Effinger AB-BI-BL.
Figure 1–1 Graph of an analog quantity (temperature versus time). Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
PRR on Patch-Panel ASIC 9 Dec. 2002KEK SOS Overview LVDS Rx Variable Delay BCID Test Pulse Generator Control Radiation tests Mass-production and inspection.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
IEEE06/San Diego R. Kass N Bandwidth of Micro Twisted-Pair Cables and Spliced SIMM/GRIN Fibers and Radiation Hardness of PIN/VCSEL Arrays W. Fernando,
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Institute of Experimental and Applied Physics Czech Technical University in Prague 11th December 2007 Michal Platkevič RUIN Rapid Universal INterface for.
6mm 【 Development of Readout Electronics for MPPC 】 We report the read out electronics of MPPC( Multi-Pixel Photon Counter ). MPPC is a new photodetector.
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,
Organization of a computer: The motherboard and its components.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Trigger A front end chip for SLHC CMS strip tracker IN2P3 microelectronic Summer School Frejus, June 2011  Concept of Silicon strip Pt-module.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
TURBO: VFAT CTRL/READOUT BOARD INVOLVED PEOPLE TOTEM(Pisa/Siena group and students), GDD-RD51(Matteo, Gabriele), CMS GEM upgrade group (Andrey, Stefano,
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)
24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
ClicPix ideas and a first specification draft P. Valerio.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
Progress report of new PHENIX pilot chip Hiroyuki Kano (RIKEN) 1. Overview 2. Digital pilot ASIC and test board 3. Functionalities and test result 4. GOL.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
FE-I4 irradiated chip tests at low temperature M. Menouni, P. Breugnon, A. Rozanov (CPPM - Aix-Marseille Université)
Probe card preparation Y. Kwon (Yonsei Univ.) for EQENG, Notice, & Yonsei.
Radiation 4-5 December 2005 AB/BDI/BL.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
1 Single event upset test of the voltage limiter for the ATLAS Semiconductor tracker TSL Experiment Number: F151 distance between power supplies and modules.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 DCS Meeting, CERN (vydio), Jun 25th 2013, A. Cotta Ramusino for INFN and Dip. Fisica FE Preliminary DCS technical specifications (v1.0) for the Gigatracker.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
COMPUTER COMPONENTS Ms Jennifer Computer Components.
Requested hardware for Clermont-Ferrand in the test beam 2015 September 23 Roméo Bonnefoy and François Vazeille This material is provided by LPC and Collaboration:
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
LHC1 & COOP September 1995 Report
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
Test Stand Status and Plans
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
Electronics for Physicists
Front-end digital Status
Electronics for Physicists
Presentation transcript:

Irradiation Test of the Omegapix2 Digital Tier May 18-22, 2015, CERN Olivier Le Dortz, LPNHE Paris Juin 2015

O. Le Dortz Réunion Omegapix2 06/2015 Omegapix2 3D ASIC 3D Global Foundries 130nm technology Matrix of 96x24 pixels ( 2304 in total ) 1 Analog Tier + 1 Digital Tier Columns of different transistors types (6 kinds tested)

Configuration Shift Registers The parameters and results of each pixel of the analog and digital tiers are accessible via 5 shift registers (Analog Tier)Slow Control (Analog Tier)Analog Tier Probe (Digital Tier)Test input (Digital Tier)Digital Tier Probe (Digital Tier)Digital Data Readout O. Le Dortz Réunion Omegapix2 06/2015

Digital Tier Elementary Cell O. Le Dortz Réunion Omegapix2 06/2015 from pixel n TD InTest SR Test In(n) = SR Test Out(n-1) Test SR CLK SR Test Out (n) => SR Test In(n+1) 1 0 cmd_write (0:59) write_dataread_data cmd_read (0:59) 60 Elementary Cells array Start/Stop Detection CptEn Clk Mem Rst Mem 3-bit Gray Counter cpt(2:0) n Pixel n Data SR CLK Load Data SR SR Data In(n) = SR Data Out(n-1) SR Data Out(n) = SR Data In(n+1) cpt(0)cpt(1)cpt(2)

Trigger Sequence O. Le Dortz Réunion Omegapix2 06/2015

Store Time O. Le Dortz Réunion Omegapix2 06/ Injection of a pulse on each pixel input, at a specific position in the pipeline 2. Wait for a adjustable time 3. Read back each pixel at the specific position and check if the pulse is correctly read back 4. Increase the wait time until the data is not read back correctly 5. Display the maximum wait time with correct read back  Before irradiation, the data remain valid on the cell from 5ms to 25ms, depending on the transistor technology parameter

Irradiation Test O. Le Dortz Réunion Omegapix2 06/2015 Purpose: evaluate: the robustness of the circuit leakage currents, the evolution of storage time (several ms before irradiation) Conditions: Biased + Clocked during irradiation Online monitoring: Configuration Shift Registers Trigger Sequence => ~30 I/O to control, up to 40 MHz Control of the ASIC consumed current Doses Protons 2.5x10 15 p.cm 2 minimum

CERN Irradiation Site O. Le Dortz Réunion Omegapix2 06/2015 CERN-PS East Hall 24 GeV Proton beam, 12mmx12mm FWHM (ASIC= 5x5 mm²) Installation on Monday “Continuous” irradiation until Thursday. Integrated fluence=> 3, protons/cm 2

Acquisition Setup O. Le Dortz Réunion Omegapix2 06/2015 Driver Board FPGA+Interface 2 flat cables => IRRAD 9 220V CH 1 Ethernet Cable ETHERNET ~10 m Monitoring PC with LabVIEW software + Power Supply for IRRAD Board ZONE 2 (IRRAD 9) Beam ASIC Logic & I/O Irradiated Board OMEGAPIX2_IRRAD ZONE 4 ~7m ~30 I/O + Alim COUNTING ROOM Patch Panels 2m Proton Facility, PS East Hall (building 157) FPGA Board 220V Plug accessible Power Supply => Control Room Supervised Area

O. Le Dortz Réunion Omegapix2 06/2015 ETH & 220V  Counting Room FPGA Kit 2x40 pairs flat cables 10 meters long Irrad Board ~7V Power  Counting Room ETH  PC 220V Plug Irrad Power

Zone 2 (Proton Beam) O. Le Dortz Réunion Omegapix2 06/ cables plats 40 points Alim  Zone 4

Irradiated Board O. Le Dortz Réunion Omegapix2 06/2015 Beam center Chip inside package 5x5 mm2 Not mounted Voltage Regs 1.5 and 3.3V 6V+ to PP 2 flat cables to ZONE 4 LVDS Serial Transceivers Level convertors 1.5V  3.3V Not mounted ASIC QFP160 pin package Holes to support frame

Support de carte O. Le Dortz Réunion Omegapix2 3/03/2015 Support multi-carte du site Axe du faisceau Support LPNHE Carte irradiée

FPGA Board on Zone 4 O. Le Dortz Réunion Omegapix2 06/2015 Altera Nios II Stratix II Evaluation Board Ethernet 10/100 (to Counting Room) FPGA Stratix2S60 2 Expansion connectors 41 I/O each RAM DDR 32 MB ROM Flash 16 MB Flat Cables to Zone 2 Power Supply OMEGAPIX2_SANTACRUZ

Irradiation Run Summary From Monday 18 th to Thursday 21 st, total fluence of ~2.1E15 p/cm² During all the irradiation period, good functioning of the Configuration Shift Registers During the first hours of irradiation, continuous increase of the consumed current (until saturation) Strong reduction of the storage time when the beam was on When the board was put in park position or when the beam was off, could partially recover a functional operation of the pixel logic. But storage time reduced by factor > 10 ( less then 1 ms ) FPGA board: sensitive to radiation, even though in a “protected” area. Internet connection unstable. Had to restart the board frequently when the beam was on (not when off). From Thurday evening to Friday morning: additional irradiation up to ~3.0E15 p/cm². But after the beam was off, unable to access the FPGA board O. Le Dortz Réunion Omegapix2 06/2015

Conclusion To do list: Get the effective fluence figures from Irrad group Evolution of storage time wrt total fluence Mean value per pixel Histogram for each cell type... Check back, at CERN, if the FPGA board can be recovered/reprogrammed, in order to perform tests after the full dose (a spare FPGA board can also be used in case of full failure). What could have been improved: Automatic online monitoring of the power consumption No ground planes on the beam position (huge activation of the copper plane after several hours > 1mSv/h) FPGA board protection ? O. Le Dortz Réunion Omegapix2 06/2015