1 CS151: Digital Design Chapters 4, 5 Review. CS 151 2 Question 1 Design a combinational circuit for a Roller-Coaster ride in an amusement park. The design.

Slides:

Advertisements

Similar presentations

Advertisements

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Documentation Standards

Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

التصميم المنطقي Second Course

Exclusive-OR and Exclusive-NOR Gates

ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.

08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:

Multiplexer as a Universal Function Generator

Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.

Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

EE2174: Digital Logic and Lab

Chapter 3 Combinational Logic Design

ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)

Gates CS105. Electrical Signals Transmission of data Any electrical signal has a level of voltage – Interpretation of 1s and 0s Generally speaking: –

Example of a Combinatorial Circuit: A Multiplexer (MUX)

Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.

CS 105 Digital Logic Design

Digital Design - Combinational Logic Design Chapter 2 - Combinational Logic Design.

Combinational Logic Chapter 4.

Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:

Logic gates & Boolean Algebra. Introduction Certain components (called logic elements) of the computer combine electric pulses using a set of rules. Electric.

Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.

CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)

WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)

Digital Electronics Lecture 6 Combinational Logic Circuit Design.

Chapter 33 Basic Logic Gates. 2 Objectives –After completing this chapter, the student should be able to: Identify and explain the function of the basic.

Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.

Gates and Logic Dr John Cowell phones off (please)

ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.

CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.

CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.

Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders

Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.

CHAPTER 5 Combinational Logic Analysis

Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.

Logic Gates and Boolean Algebra Introduction to Logic II.

Chapter 3 Digital circuits. 3.1 Logic signals - Gates Binary system : (binary bits or digits) - 0 & 1 - LOW & HIGH - Negated and Asserted.

Eng. Mai Z. Alyazji October, 2016

Logic Gates and Boolean Algebra

CS221: Digital Logic Design Combinational Circuits 3

Logic Gates Benchmark Companies Inc PO Box Aurora CO

Exclusive OR Gate.

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

Computer Science 210 Computer Organization

EET107/3 DIGITAL ELECTRONICS 1

Waveforms & Timing Diagrams

JC Technology Logic Gates.

Homework Reading Tokheim, Section 5-10, 7-4.

KS4 Electricity – Electronic systems

13 Digital Logic Circuits.

Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y

GCSE Computer Science – Logic Gates & Boolean Expressions

Today You are Learning simple logic diagrams using the operations AND, OR and NOT truth tables combining Boolean operators using AND, OR and NOT.

Digital System Design Combinational Logic

Truth tables Mrs. Palmer.

SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.

Presentation transcript:

1 CS151: Digital Design Chapters 4, 5 Review

CS Question 1 Design a combinational circuit for a Roller-Coaster ride in an amusement park. The design should include a truth table, simplified Boolean function(s), and logic diagram. The Roller-Coaster Safety System has three sensors:  Speed: this sensor will generate a signal if the roller-coaster vehicle exceeds the speed limit  Safety : this sensor will generate a signal if one of the seatbelts is unbuckled  Stability: this sensor will generate a signal if the roller-coaster moves off the tracks The Roller-Coaster Safety System has two output features:  Slow: this will be activated to slow down the vehicle if the Speed sensor was on.  Shut-down: this will be activated to stop the roller-coaster if at least two sensors were on.

CS X 1 Line MUX Transmission Gate Multiplexer YS0S0 S1S1 I0I0 00 I1I1 10 I2I2 01 I3I3 11

CS Question 2 Construct an 8-to-1-line multiplexer with enable input using transmission gates. YS0S0 S1S1 S2S2 I0I0 000 I1I1 100 I2I2 010 I3I3 110 I4I4 001 I5I5 101 I6I6 011 I

CS x 1 MUX Y

CS Question 3 Show that a positive logic NAND gate is a negative logic NOR gate.

CS Question 4 Design an Excess-3-to-BCD code converter, that gives output code 0000 for all invalid input combinations. Your design should include the truth table and simplified equations for each possible output. Note that possible inputs range from the exess- 3 codes 0011 (0 decimal) to 1100 (9 decimal).