Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office 305.02,

Slides:



Advertisements
Similar presentations
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Advertisements

Give qualifications of instructors: DAP
Encoders Three-state devices Multiplexers
Princess Sumaya University
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Functions and Functional Blocks
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Overview Part 2 – Combinational Logic
CPEN Digital System Design
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
CS 151 Digital Systems Design Lecture 17 Encoders and Decoders
Decoder.
Combinational Logic Building Blocks
EE2174: Digital Logic and Lab
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Combinational Circuits
Combinational Logic Chapter 4.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Logical Circuit Design Week 5: Combinational Logic Circuits Mentor Hamiti, MSc Office ,
CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.
Combinational Logic Design
Decoders.
Combinational Circuit – Arithmetic Circuit
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)
Documentation Standards Circuit specification. –Description of what the system is supposed to do, including a description of all inputs and outputs and.
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Combinational Design, Part 3: Functional Blocks
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
Multiplexers and Demultiplexers, and Encoders and Decoders
CHAPTER 4 Combinational Logic
Morgan Kaufmann Publishers
Decoders, Encoders, Multiplexers
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
CS151 Introduction to Digital Design
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 7 Dr. Shi Dept. of Electrical and Computer Engineering.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Digital Systems Section 11 Decoders and Encoders.
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders
DIGITAL LOGIC DESIGN & COMPUTER ARCHTECTURE
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 4 -Part 1.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
Combinational Circuits. Outline Boolean Algebra Decoder Encoder MUX.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
DIGITAL ELECTRONICS THEME 2: Combinational Logic Circuits. Decoders, Multiplexers, De-multiplexers, Code converters. For combinational logic the values.
Decoder. 2 ABC 3:8 dec O0O0 O1O1 O2O2 A B C Enb S2S2 S1S1 S0S0 O3O3 O4O4 O5O5 O6O6 O7O7 EABC O0O0 O1O1 O2O2 O3O3 O4O4 O5O5 O6O6 O7O7 0XXX
UNIT 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
MSI Circuits.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Combinational Circuits: MSI Components
CS221: Digital Logic Design Combinational Circuits 3
Combinational Circuit Design
Combinational Logic Circuits
Reference: Chapter 3 Moris Mano 4th Edition
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Chapter 6 Functions of Combinational Logic
EET107/3 DIGITAL ELECTRONICS 1
COE 202: Digital Logic Design Combinational Circuits Part 3
13 Digital Logic Circuits.
Digital System Design Combinational Logic
Presentation transcript:

Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,

2 Last Time  Minimization of Logic Functions  Combinational Logic Circuits  Logic Gates Basic Logic Gates Universal Logic Gates Special (exclusive) Logic Gates

3 Contents  Combinational Logic Circuits Decoders Encoders Multiplexers De-multiplexers Code converters

4 Combinational Logic Circuits  Combinational Circuits are circuits which can be considered to have the following generic structure.  Whenever the same set of inputs is fed in to a combinatorial circuit, the same outputs will be generated. Such circuits are said to be stateless.

5 Combinational Logic Circuits  All Combinational Circuits are composed by simple combinational logic elements - “Logic Gates“.  Logic Gates: Basic Logic Gates Universal Logic Gates Exclusive Logic Gates

6 Combinational Logic Circuits  Combinational Circuits: Decoders Encoders Multiplexers De-multiplexers Code converters

7 Decoder  A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different.  Decoding is necessary in applications such as data multiplexing, 7 segment display and memory address decoding.  Enable inputs must be on for the decoder to function, otherwise its outputs assume a single "disabled" output code word.

8 Decoder  Binary n-to-2 n Decoder:  A binary decoder has n inputs and 2n outputs.  Only one output is active at any one time, corresponding to the input value.

9 Decoder  Binary Decoder 2-to-4: Truth Table: Logic Circuit:  Each output is a 2-variable minterm (X'Y', X'Y, XY', XY) XYF0F0 F1F1 F2F2 F3F

10 Decoder  Binary Decoder 3-to-2 3 : XYZF0F0 F1F1 F2F2 F3F3 F4F4 F5F5 F6F6 F7F

11 Encoder  An encoder is a combinational circuit that performs the inverse operation of a decoder.  The simplest encoder is a 2 n -to-n binary encoder, where it has only one of 2 n inputs = 1 and the output is the n-bit binary number corresponding to the active input.

12 Encoder  Octal-to-Binary Encoder:  Octal-to-Binary take 8 inputs and provides 3 outputs, thus doing the opposite of what the 3-to-8 decoder does. At any one time, only one input line has a value of 1.  The logic expressions of the outputs are: Y0 = I1 + I3 + I5 + I7 Y1 = I2 + I3 + I6 + I7 Y2 = I4 + I5 + I6 +I7 I0I0 I1I1 I2I2 I3I3 I4I4 I5I5 I6I6 I7I7 Y2Y2 Y1Y1 Y0Y

13 Encoder  Decimal-to-Binary Encoder  Decimal-to-Binary take 10 inputs and provides 4 outputs, thus doing the opposite of what the 4-to-10 decoder does. At any one time, only one input line has a value of 1. Derived functions: Y3 = I8 + I9 Y2 = I4 + I5 + I6 +I7 Y1 = I2 + I3 + I6 +I7 Y0 = I1 + I3 + I5 + I7 + I9 I0I0 I1I1 I2I2 I3I3 I4I4 I5I5 I6I6 I7I7 I8I8 I9I9 Y3Y3 Y2Y2 Y1Y1 Y0Y

14 Priority Encoder  If more then two inputs are active simultaneously at the Encoder circuits, the output is unpredictable or rather it is not what we expect it to be.  This ambiguity is resolved if priority is established so that only one input is encoded, no matter how many inputs are active at a given point of time.  The priority encoder includes a priority function. The operation of the priority encoder is such that if two or more inputs are active at the same time, the input having the highest priority will take precedence.

15 Priority Encoder  Priority Encoder 4 to 3:  A 4 to 3 encoder consists of four inputs and three outputs. The input D3 has the highest priority, D2 has next highest priority, D0 has the lowest priority. This means output Y2 and Y1 are 0 only when none of the inputs D1, D2, D3 are high and only D0 is high. Truth Table: Derived functions: K-diagrams … Y 2 =… =D 3 Y 1 =…=D 1 D’ 3 + D 2 D’ 3 Y 0 =…= D 0 D’ 1 D’ 3 + D 2 D’ 3 Circuit … D3D3 D2D2 D1D1 D0D0 Y2Y2 Y1Y1 Y0Y x010 01xx011 1xxx100

16 Coders and Encoders  Example 1: Construct encoder and decoder for coding and decoding octal numbers into and from the weighted code  Example 2:  Example 3:

17 Multiplexer  A multiplexer (MUX) is a digital switch which connects data from one of n sources to the output.  A number of select inputs determine which data source is connected to the output.  The block diagram of MUX with n data sources of b bits wide and s bits wide select line:

18 Multiplexer  Mechanical Equivalent of a Multiplexer  The operation of a multiplexer can be better explained using a mechanical switch as shown:  This rotary switch can touch any of the inputs, which is connected to the output. As it is seen at any given point of time only one input gets transferred to output.  MUX 2x1: SY 0A 1B

19 Multiplexer  Mux 2:1 Circuit: Inputs: A, B, S Output: BASQ

20 Multiplexer  MUX 4:1 Symbol: Circuit: Truth Table S1S0Y 00I0I0 01I1I1 10I2I2 11I3I3

21 Multiplexer  Larger Multiplexers can be constructed from smaller ones.  Example: An 8-to-1 multiplexer can be constructed from smaller multiplexers. 16-to-1 mux from 4:1 mux

22 De-multiplexer  They are digital switches which connect data from one input source to one of n outputs. Usually implemented by using n-to-2 n binary decoders where the decoder enable line is used for data input of the de-multiplexer.  De-multiplexer block diagram: which has got s-bits-wide select input, one b-bits-wide data input and n b-bits-wide outputs.

23 De-multiplexer  Mechanical Equivalent of a De-multiplexer  The operation of a de-multiplexer can be better explained using a mechanical switch as shown below:  This rotary switch can touch any of the outputs, which is connected to the input, and at any given point of time only one output gets connected to input.

24 De-multiplexer  De-multiplexer 1-to-4: Symbol: Truth table: S1S1 S0S0 F0F0 F1F1 F2F2 F3F3 00D D D D

25 Mux-Demux Application Example  This enables sharing a single communication line among a number of devices. At any time, only one source and one destination can use the communication line.

26 Multiplexers and De-multiplexers  Example 1: 3-variable Function Using 8-to-1 mux F(X,Y,Z) = m 1 (1,3,5,6)  Example 2: Mux 4:1 & De-Mux 1:4  Example 3: Mux Analyses

27 Comparators and Code-converters  Example 1: 1-bit comparator  Example 2: Converter NBCD/XS3  Example 3: 7 segments Indicator

28 Logical Circuit Design  Questions?!