Pass-Transistor Logic. AND gate NMOS-only switch.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Advertisements

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
COMBINATIONAL LOGIC DYNAMICS
CMOS Circuits.
FPGA-Based System Design: Chapter 2 Copyright 2003 Prentice Hall PTR Gate Design n Static complementary logic gate structures. n Switch logic. n Other.
Transmission Gate Based Circuits
CSET 4650 Field Programmable Logic Devices
COMP541 Transistors and all that… a brief overview
Digital Electronics Logic Families TTL and CMOS.
Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Combinational circuits Lection 6
Combinational Circuits
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
Physical States for Bits. Black Box Representations.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,
Introduction to CMOS VLSI Design Circuit Families.
Circuit Families Adopted from David Harris of Harvey Mudd College.
Topics Combinational logic functions.
Digital Integrated Circuits A Design Perspective
© 2000 Prentice Hall Inc. Figure 6.1 AND operation.
Digital CMOS Logic Circuits
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.
A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.
EE 447 VLSI Design Lecture 8: Circuit Families.
FPGA-Based System Design: Chapter 2 Copyright  2003 Prentice Hall PTR Topics n Combinational logic functions. n Static complementary logic gate structures.
Notices You have 18 more days to complete your final project!
L 19: Low Power Circuit Optimization. Power Optimization Modeling and Technology Circuit Design Level –logic Families –low-power Flip-Flops –low-power.
Subsystem Design 2 EE213 VLSI Design This section contains some notes on logic implementation and more complex gates etc. Full details are in Pucknell.
Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week5-1 Lecture 14 CMOS Logic Gates Feb. 5, 2003.
Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.
ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.
Lecture 10: Circuit Families. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Circuit Families2 Outline  Pseudo-nMOS Logic  Dynamic Logic  Pass Transistor.
Logic Design CS 270: Mathematical Foundations of Computer Science Jeremy Johnson.
Chapter 6 (I) Designing Combinational Logic Circuits Static CMOS
Pass Transistor Logic EMT 251. Pass Transistor Logic I n p u t s Switch Network Out A B B B.
CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.
Introduction to CMOS VLSI Design Lecture 9: Circuit Families
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Properties of Complementary CMOS Gates.
EE141 Combinational Circuits 1 Chapter 6 Designing Combinational Logic Circuits November 2002.
1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.
Static CMOS Logic Seating chart updates
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.
EE534 VLSI Design System Summer 2004 Lecture 12:Chapter 7 &9 Transmission gate and Dynamic logic circuits design approaches.
1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.
EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.
EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Static CMOSStatic CMOS Pass Transistor LogicPass Transistor Logic V1.0.
EE586 VLSI Design Partha Pande School of EECS Washington State University
Lecture 08: Pass Transistor Logic
EE415 VLSI Design Harris Semiconductor Field Trip to Harris Semiconductor Monday (February 28th) Leave at 9:00 AM from Stocker There will be a class on.
ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.
IV UNIT : GATE LEVEL DESIGN
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
Pass-Transistor Logic
الکترونیک دیجیتال منطق CMOS
Ratioed Logic.
COMBINATIONAL LOGIC.
ELEC 5270/6270 Spring 2011 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.
COMBINATIONAL LOGIC DESIGN
Ratioed Logic EE141.
COMBINATIONAL LOGIC - 2.
Presentation transcript:

Pass-Transistor Logic

AND gate

NMOS-only switch

VB does not pull up to 2.5V, but 2.5V -VTN Threshold voltage loss causes static power consumption + slower transition

Solution 1: Transmission Gate

Resistance of Transmission Gate

Pass-Transistor Based Multiplexer GND V DD In 1 In 2 SS S S

Transmission Gate XOR

Delay in Transmission Gate Networks

Elmore Delay (Chapter 8)

Delay Optimization

Transmission Gate Full Adder

Solution 2: NMOS Only Logic: Level Restoring Transistor

Level Restoring Transistor

Solution 3: Single Transistor Pass Gate with V T =0

Complimentary Pass Transistor Logic

4 Input NAND in CPL