Large-Scale SRAM Variability Characterization Chip in 45nm CMOS  High end microprocessors continue to require larger on-die cache memory  > 6σ of statistics.

Slides:



Advertisements
Similar presentations
Design and Use of Memory-Specific Test Structures to Ensure SRAM Yield and Manufacturability F. Duan, R. Castagnetti, R. Venkatraman, O. Kobozeva and S.
Advertisements

A Fast Estimation of SRAM Failure Rate Using Probability Collectives Fang Gong Electrical Engineering Department, UCLA Collaborators:
Introduction to the TRAMS project objectives and results in Y1 Antonio Rubio, Ramon Canal UPC, Project coordinator CASTNESS’11 WORKSHOP ON TERACOMP FET.
COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.
CS 221 Chapter 2 Excel. In Excel: A1 = 95 A2 = 95 A3 = 80 A4 = 0 =IF(A1
Cache Heng Sovannarith
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Memory Address Decoding
University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science University of Michigan.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Microprocessor System Design. Outline Address decoding Chip select Memory configurations.
1 DIGITAL DESIGN I DR. M. MAROUF MEMORY Read-only memories Static read/write memories Dynamic read/write memories Author: John Wakerly (CHAPTER 10.1 to.
Introduction to Microprocessors and Microcomputers.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
CHALLENGES IN EMBEDDED MEMORY DESIGN AND TEST History and Trends In Embedded System Memory.
PERFECT Empower Project: Prototype Software Releases PI: Massoud Pedram Co-PIs: Murali Annavaram and Kaushik Roy (Purdue) July 17, 2014.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science August 20, 2009 Enabling.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
1 Lecture 16B Memories. 2 Memories in General Computers have mostly RAM ROM (or equivalent) needed to boot ROM is in same class as Programmable Logic.
Overview Memory definitions Random Access Memory (RAM)
Die-Hard SRAM Design Using Per-Column Timing Tracking
Low-Power CMOS SRAM By: Tony Lugo Nhan Tran Adviser: Dr. David Parent.
Area-performance tradeoffs in sub-threshold SRAM designs
Lecture 19: SRAM.
Parts from Lecture 9: SRAM Parts from
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Physical Memory and Physical Addressing By: Preeti Mudda Prof: Dr. Sin-Min Lee CS147 Computer Organization and Architecture.
University of Tehran 1 Microprocessor System Design Omid Fatemi Memory Interfacing
INTRODUCTION TO MICROCONTROLLER. What is a Microcontroller A microcontroller is a complete microprocessor system, consisting of microprocessor, limited.
Memory Basics Chapter 8.
Case Study - SRAM & Caches
Power supply and substrate noise analysis; Reference tool experience with silicon validation Yoji Bando *1*4, Daisuke Kosaka *4, Goichi Yokomizo *2, Kunihiko.
Mini-SRAM Test Structures: Distributed SRAM Yield Micro Probes for Monitoring 3D Integrated Chips JB Kuang and Keith Jenkins IBM Research June 2013.
Emerging Technologies: A CompSci Perspective UC SANTA BARBARA Tim Sherwood.
1 Memory Technology Comparison ParameterZ-RAMDRAMSRAM Size11.5x4x StructureSingle Transistor Transistor + Cap 6 Transistor Performance10.5x2x.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPaper #15 1 Hongshin Jun, Bill Eklow 9/15/2010 BTW10, Fort Collins, CO PCC - Programmable.
Chapter 8 Memory Interface
SRAM DESIGN PROJECT PHASE 2 Nirav Desai VLSI DESIGN 2: Prof. Kia Bazargan Dept. of ECE College of Science and Engineering University of Minnesota,
הפקולטה למדעי ההנדסה Faculty of Engineering Sciences.
A 240ps 64b Carry-Lookahead Adder in 90nm CMOS Faezeh Montazeri Advanced VLSI Course Presentation University of Tehran December.
Robustness of SRAM Memories Universitat Politecnica de Catalunya (UPC) Barcelona Spain Ioana Vatajelu CASTNESS’11 WORKSHOP ON TERACOMP FET Projects, Rome,
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 12.1 EE4800 CMOS Digital IC Design & Analysis Lecture 12 SRAM Zhuo Feng.
Robust Low Power VLSI ECE 7502 S2015 Minimum Supply Voltage and Very- Low-Voltage Testing ECE 7502 Class Discussion Elena Weinberg Thursday, April 16,
+ CS 325: CS Hardware and Software Organization and Architecture Memory Organization.
Internal Assessment Processing Data (aspects 2 & 3 of DCP)
On-Chip Sensors for Process, Aging, and Temperature Variation
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
Nonlinear Models. Agenda Omitted Variables Dummy Variables Nonlinear Models Nonlinear in variables Polynomial Regressions Log Transformed Regressions.
Dynamic Data Stability in Low-power SRAM Design Mohammad Sharifkhani, Shah M. Jahinuzzaman and Manoj Sachdev Electrical & Computer Engineering University.
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
Low-Power BIST (Built-In Self Test) Overview 10/31/2014
Copyright © 2010 Houman Homayoun Houman Homayoun National Science Foundation Computing Innovation Fellow Department of Computer Science University of California.
1 of 12 AmberWave Systems 13 Garabedian Drive Salem, NH, Phone:  Fax:  “Enabling better chips through.
Memory Devices 1. Memory concepts 2. RAMs 3. ROMs 4. Memory expansion & address decoding applications 5. Magnetic and Optical Storage.
LARC 研究群 – 晶片驗證實驗室 LARC – VLSI Verification Lab. 指導老師:清華大學電機系 黃錫瑜 副教授 辦公室 : 資電館 818 室 Circuit Model test patterns = expected.
Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).
Robust Low Power VLSI R obust L ow P ower VLSI A Method to Implement Low Energy Read Operations, and Single Cycle Write after Read in Subthreshold SRAMs.
Simultaneous Multi-Layer Access Improving 3D-Stacked Memory Bandwidth at Low Cost Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Samira Khan, Onur Mutlu.
1 Dual-V cc SRAM Class presentation for Advanced VLSIPresenter:A.Sammak Adopted from: M. Khellah,A 4.2GHz 0.3mm 2 256kb Dual-V CC SRAM Building Block in.
1 Lecture: Memory Technology Innovations Topics: memory schedulers, refresh, state-of-the-art and upcoming changes: buffer chips, 3D stacking, non-volatile.
IBM Cell Processor Ryan Carlson, Yannick Lanner-Cusin, & Cyrus Stoller CS87: Parallel and Distributed Computing.
12 June 2016 Slide 1 2 s 2.org Vmin Estimate Model 50K-point IS o/□/Δ MC
Asynchronous SRAM in 45nM CMOS NCSU Free PDK Paper ID: CSMEPUN International Conference on Computer Science and Mechanical Engineering 10 th November.
A Case for Redundant Arrays of Inexpensive Disks (RAID)
Rouwaida Kanj, *Rajiv Joshi, and Sani Nassif
Alireza Shafaei, Shuang Chen, Yanzhi Wang, and Massoud Pedram
Full Custom Associative Memory Core
Analyzing Sub-threshold Bitcell Topologies and the Effects of Assist Methods on SRAM Vmin By: James Boley.
Closed Session CMOS Circuit Development Update Investigators: C.K. Ken Yang Dejan Markovic Students: A. Amin,
Presentation transcript:

Large-Scale SRAM Variability Characterization Chip in 45nm CMOS  High end microprocessors continue to require larger on-die cache memory  > 6σ of statistics needed to capture the variability of large cache memories  Problem: Getting statistics across large designs is $$ and difficult  Solution: Customized instrumentation on-chip

Large-Scale SRAM Variability Characterization Chip in 45nm CMOS Conventional Metrics – RSNM, I W, etc.  Limited silicon data  Cannot correlate to cell bit fails in functional SRAM SRAM macros  All-internal-node access  360 CUTs per chip 2.2mm×2.2mm

Large-Scale SRAM Variability Characterization Chip in 45nm CMOS Large-Scale SRAM Metrics – SRRV, WWTV, etc.  Silicon data measured for each SRAM cell  Characterized under natural operating environment  Correlate to cell bit fails in functional SRAM Functional SRAM arrays  Direct bit-line access  768Kb per chip 2.2mm×2.2mm

Large-Scale SRAM Variability Characterization Chip in 45nm CMOS  The large-scale read/write margin measurements showed excellent correlation, near failure, to SRAM DC RSNM and I W measurements  µ/σ yield estimates has been shown to be highly dependent on the read stability or writeability metric used and is therefore unsuitable for estimating yield  Large-scale characterization of SRAM read stability and writeability is critical for SRAM failure modeling and can be used to complement BIST and nano-probing  Acknowledgement: NSF, C2S2, IBM Faculty Partnership Award, STMicroelectronics