Cypress Roadmap: Aerospace Memory

Slides:

Advertisements

Similar presentations

Synchronous Static Random Access Memory (SSRAM). Internal Structure of a SSRAM AREG: Address Register CREG: Control Register INREG: Input Register OUTREG:

Advertisements

Chapter 5 Internal Memory

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Presenter Information: Wallace Scott Military & Space Products, Texas Instruments 6412 Highway 75 South, MS 860 Sherman, Texas 75090, USA Phone (903) Fax.

HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.

Survey of Reconfigurable Logic Technologies

1 SpaceWire Router ASIC Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Gerald Kempf, Christian Toegel Austrian Aerospace.

8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE

Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia

Team Morphing Architecture Reconfigurable Computational Platform for Space.

IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.

Programmable logic and FPGA

Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

®. ® Rad Hard Products for Satellites and Space ® QPRO for Avionics  Standard QPRO products immune to upsets in avionics environment.

© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.

DargniesMAPLD 2005/ "Radiation Tolerant and Intelligent Memory for Space“ T. Dargnies 1, J. Herath 2, T. Ng 2, C. Val 1, J.F. Goupy 1, and J.P. David.

SpW-10X Router ASIC Testing and Performance Steve Parkes, Chris McClements, Space Technology Centre, University of Dundee Gerald Kempf, Christian Gleiss,

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

Cypress Roadmap: Trackpad Module

Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

J. Christiansen, CERN - EP/MIC

Sales Training 3/15/2013 Owner : JOCA Cypress Confidential TI UCD90160 vs. Cypress PSoC 3 Power Supervision Applications More Rails on a One-chip Solution.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Owner: SKRG Rev *A Tech lead: EWOO 1Mb Quad SPI nvSRAM Quick Presentation 1 Quick Presentation: 1Mb Quad SPI nvSRAM Eliminate Batteries and Reduce.

ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.

Memory Devices on DE2-115 數位電路實驗 TA: 吳柏辰 Author: Trumen.

Owner: NJX Rev ** Automotive Asynchronous SRAM Product Family Presentation Cypress Has the Industry’s Broadest Portfolio of High-Speed, Low-Power.

Owner: JAYA Cypress Timing Solutions Roadmap Rev*BBUM: CNX Q Cypress Roadmap: Timing Solutions.

Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.

Cypress Roadmap: Wireless/RF

Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.

Owner : LUOS Cypress Confidential Sales Training 3/13/ The Industry’s Highest Performance, Standardized Networking Memory GSI SQ-IIIe vs. Cypress.

BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.

Owner: ABVY Synchronous SRAM Roadmap Rev *BBUM: OHP Q Cypress Roadmap: Synchronous SRAMs.

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

Owner: ABVY (SKRG, OHP, DCN, GHR, DSG, GMRL, JMY) Synchronous SRAM With On-Chip ECC Quick Presentation Rev **Tech Lead: SKRG 1 High-Performance,

Input-Output Organization

ISUAL Mass Memory Robert Abiad. NCKU UCB Tohoku Mass Memory R. Abiad IFR 5-7 Mar Outline Description Requirements Interfaces Block Diagram Usage.

CYPRESS SEMICONDUCTOR. 2 Cypress Confidential QDR Class vs DDR III (DRAM) 8 8 DDR3 SDRAM QDR2+ SRAM Multiplexed Address Bus (Row &

New Product Introduction: Synchronous SRAM with On-Chip ECC ECC = Error-Correcting Code High-Performance, Low-Power Synchronous SRAMs With On-Chip ECC.

Quick Presentation: 128Mb to 1Gb Quad SPI FL-S NOR Flash Family FL-S = Cypress’s 3.0-V, 65-nm NOR Flash Memory Family With MirrorBit®1 Technology The.

LaRC MAPLD 2005 / A208 Ng 1 Radiation Tolerant Intelligent Memory Stack (RTIMS) Tak-kwong Ng, Jeffrey Herath Electronics Systems Branch Systems Engineering.

Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** High-Performance 4-PLL Clock Generator Cypress Delivers Industry-Leading.

VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.

Q Cypress Roadmap: Nonvolatile RAM Owner: TUPNonvolatile RAM Roadmap Rev *KBUM: RHOE.

Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the Field Programmable Port Extender John Lockwood and David Taylor Washington University.

Owner: SAYD16Mb Asynchronous SRAM with ECC Pop-up Presentation Rev ** New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.

Owner: SAYD16Mb Asynchronous SRAM with ECC New Product Introduction (Engineering) Rev *F High-Speed and Low-Power Asynchronous SRAMs With On-Chip.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.

®. ® H Defense H Avionics H Space FPGAs For High-Reliability Applications PRODUCTS.

October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.

Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.

1 Distributor Presentation Owner: BCAL Rev ** Sales Training Presentation - Product Pitch Purpose Engage in a discussion and inform sales and FAEs about.

Title 1 128Mb to 512Mb KL-S/KS-S HyperFlash™ Families New Product Introduction (Engineering) Owner: RYSU/HIIN Rev *ATech lead: MAMC The Industry’s.

Owner: ANSI/EWOO Rev *A Tech lead: NKUL 128Mb to 1Gb Quad SPI, FL-S NOR Flash Family NPI (Customer) The Industry’s Fastest Quad SPI NOR Flash.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Cypress Roadmap: Nonvolatile RAMs Q

Cypress Introduces the Industry’s First 4Mb Serial F-RAM

Product Family Presentation: Automotive Asynchronous SRAM

New Product Introduction: 4Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.

The Nostalgic 4 ECE 477 Group 5 Peter Salama John Mastarone

Cypress Roadmap: Asynchronous SRAMs

Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.

Presentation transcript:

Cypress Roadmap: Aerospace Memory Uses Title background with Title Only Text layout Q1 2015

Cypress is committed to the Aerospace community Aerospace Memory Portfolio Radiation Hardened | Latch-up Immune | QML-V1 Certified Fast Async SRAM Sync SRAM Nonvolatile SRAM FRAM Non-ECC2 ECC2 QDR®-II+ Parallel I/O Serial I/O CYRS264x 144Mb; 1.8 V; 450 MHz x18, x36; Burst 2,4 128 Mb - 144 Mb CYRS109x 128Mb; 1.8-5.0 V 12 ns; x8, x16, x32 CYRS154x 72Mb; 1.8 V; 250 MHz x18, x36; Burst 2,4 CYRS108x 64Mb; 1.8-5.0 V 12 ns; x8, x16, x32 CYRS14x164 64Mb; 1.8-5.0 V 35 ns; x16, x32 16 Mb – 72 Mb CYRS106x 16Mb; 1.8-5.0 V 10 ns; x8, x16, x32 CYRS14x116 16Mb; 1.8-5.0 V 35 ns; x16, x32 NEW Q316 Cypress Aerospace Products Leverage Cypress’s comprehensive programmable solutions, communication and memory products portfolio. Add proprietary RadStopTM technology that incorporates process hardening with design techniques. Utilize strengths in R&D, manufacturing, quality management, customer- support and business processes. Are drawn from mature, high-volume commercial product lines. Are highly reliable, radiation hardened devices that meet or exceed the QML-Q1 and QML-V1 certifications. Are manufactured with a trusted US supply chain and include obsolescence management. Extend Cypress’s 30+ years of longevity as a commercial supplier. Cypress is committed to the Aerospace community 1 Qualified Manufacture List (QML) Level Q or V per Military Specification MIL- PRF-38535 CYRS104x 4Mb; 3.3 V 12 ns; x8 2 Mb – 4 Mb CYRS15x102 2Mb; 2.0-3.6 V 40 MHz; SPI CYRS15x102 2Mb; 2.0-3.6 V 60 ns; x16 1 Qualified Manufacturers List Level V, per military specification MIL-PRF-38535 2 Error-correcting code Production Development QQYY Availability Sampling Concept Status

72Mb QDR®-II+ SRAM with RadStop™1 Applications Block Diagram Payload processing Reconfigurable computing platforms Address Interface Address Port Features x21,x22 Max frequency of operation/throughput: 250 MHz/36 Gb/s Burst sizes: 2, 4 Bus-width configurations: x18, x36 Military temperature grade: −55ºC to +125ºC Two independent unidirectional data ports for read and write enable concurrent transactions Maximum throughput with double data rate (DDR) data ports Output impedance matching input (ZQ): Matches the device outputs to system data bus impedance Bit-interleaving to eliminate multi-bit errors I/O signaling standards: 1.5-1.8 V (HSTL) Controller available for Xilinx and Microsemi FPGAs Total ionizing dose: 300 Krad Heavy-ION SEL2: 120 LET3 MeV-cm sq/mg Heavy-ION SEU4: 1.34E-07 (Geosynchronous) Error/Bit-day QML-V5 qualified (DSCC6 part number: 5962F11201/202VXA) QDR-II+ K Write Data Port (HSTL) Read Data Port (HSTL) CQ Data Clocks K CQ Echo Clocks SRAM Array QVLD Data Valid Write Data Port Read Data Port x18, x36 x18, x36 ZQ Control Logic Boundary Scan Output Impedance Matching 7 Control JTAG Interface Collateral Availability Datasheets : 72-Mbit SRAMs w/ RadStop™ Technology Request FPGA controller via email: radstop@cypress.com Non-space-qualified prototypes (CYPT154x): Now QML-V5 space-qualified devices (CYRS154x): Now 1 Cypress’s proprietary design and process technology that increases radiation-resistance 2 Single-event latch-up 3 Linear energy transfer 4 Single-event upset 5 Qualified Manufacturers List Level V, per military specification MIL-PRF-38535 6 Defense Supply Center, Columbus, is an inventory control point of the Defense Logistics Agency

4Mb Fast SRAM with RadStop™1 Applications Block Diagram Payload processing Sensors and switches Features Fast SRAM Access time: 10 ns (85ºC), 12 ns (125ºC) Bus-width configuration: x8 Operating voltage: 3.3 V Military temperature grade: −55ºC to +125ºC Bit-interleaving to eliminate multi-bit errors Package: 36-pin ceramic flat pack (CFP) Total ionizing dose: 300 Krad Heavy-ION SEL2: 120 LET3 MeV-cm sq/mg Heavy-ION SEU4: 5.0E-08 (Geosynchronous) Error/Bit-day QML-V5 qualified (DSCC6 part number: 5962F11235VXA) Address Decoder SRAM Array Sense Amps I/O MUX Address Port Data Port x18 x8 Control Logic CE OE WE Collateral Availability Cypress Datasheet: 4-Mbit SRAM w/ RadStop™ Technology DSCC Datasheet: 4-Mbit SRAM w/ RadStop™ Technology Non-space-qualified prototypes (CYPT1049): Now QML-V5 space-qualified devices (CYRS1049): Now 1 Proprietary Cypress design and process technology that increases radiation-resistance 2 Single-event latch-up 3 Linear energy transfer 4 Single-event upset 5 Qualified Manufacturers List Level V, per military specification MIL-PRF-38535 6 Defense Supply Center, Columbus, is an inventory control point of the Defense Logistics Agency