PCI (Peripheral Component Interconnect) Andrew P. Michelle S. Caleb D. Jon P.

Slides:



Advertisements
Similar presentations
Chapter 7: System Buses Dr Mohamed Menacer Taibah University
Advertisements

December 2003 DJM DECO_021 CPU Chips & Buses. December 2003 DJM DECO_022 CPU Chips Modern ones are contained on a single chip Each chip has a set of pins.
PC Maintenance: Preparing for A+ Certification
Purdue University - RHIT Department How Technology Affects Us u Knowledge –Knowledge Explosion - Knowledge is doubling every 18 months to 2 years u Careers.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
TECH CH03 System Buses Computer Components Computer Function
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 15 PC Standard Bus Interfaces WK.
Input/Output Systems and Peripheral Devices (03-2)
INFO1119 (Fall 2012) INFO1119: Operating System and Hardware Module 2: Computer Components Hardware – Part 2 Hardware – Part 2.
LOGO. Types of System Boards  Nonintegrated System Board  Nonintegrated system boards can be easily identified because each expansion slot is usually.
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Chapter 8 All About SCSI.
Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.
Announcements Lab 4 is out Putting the pipeline to work!
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
… when you will open a computer We hope you will not look like …
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
1 Chapter Overview Understanding Expansion Buses Configuring Expansion Cards Cables and Connectors.
Bus structures Unit objectives Describe the primary types of buses, and define interrupt, IRQ, I/O address, DMA, and base memory address Describe the features.
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
Computer Architecture
Buses Warning: some of the terminology is used inconsistently within the field.
PCI Team 3: Adam Meyer, Christopher Koch,
Computer Architecture and Organization Introduction.
Complete CompTIA A+ Guide to PCs, 6e Chapter 2: On the Motherboard © 2014 Pearson IT Certification
Chapter 2 The CPU and the Main Board  2.1 Components of the CPU 2.1 Components of the CPU 2.1 Components of the CPU  2.2Performance and Instruction Sets.
PCI.
Hardware Trends. Contents Memory Hard Disks Processors Network Accessories Future.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
Computer Architecture Part IV-B: I/O Buses. Chipsets Intelligent bus controller chips found on the motherboard Enable higher speeds on one or more buses.
Motherboard and Bios. Generic Modern Motherboard.
Buses All devices in the computer are connected to the External Data Bus Extension to External Data Bus called Expansion Bus –Used for devices that might.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EMBEDDED SYSTEMS ON PCI. INTRODUCTION EMBEDDED SYSTEMS PERIPHERAL COMPONENT INTERCONNECT The presentation involves the success of the widely adopted PCI.
EEE440 Computer Architecture
The BUS The Central Communications Network Copyright © Curt Hill.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
CHAPTER Microcomputer as a Communication Device. Chapter Objectives Examine the components of the motherboard that relate to communication Describe a.
1. Overview In this chapter you will learn how to: Identify the structure and function of the expansion bus Identify the modern expansion bus slot Explain.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK– PARALLEL BUS DEVICE PROTOCOLS 1.
PCI Buses Peripheral Component Interconnect Interface.
1 Chapter 2 Central Processing Unit. 2 CPU The "brain" of the computer system is called the central processing unit. Everything that a computer does is.
CPU/BIOS/BUS CES Industries, Inc. Lesson 8.  Brain of the computer  It is a “Logical Child, that is brain dead”  It can only run programs, and follow.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Input/Output Organization III: Commercial Bus Standards CE 140 A1/A2 20 August 2003.
System Bus.
PHY 201 (Blum) Comparators and Buses. PHY 201 (Blum) What is it? A comparator is circuitry that compares two inputs A and B, determining whether the following.
3/22 How a Bus Works. Roll Call Lecture: –general traces addresses sizes types –How a PCI bus works.
1 Lecture 4 PC structure and expansion cards Lecturer: Lyulicheva I.А.
Multiple Interrupts Each interrupt line has a priority Higher priority lines can interrupt lower priority lines If bus mastering only current master can.
Presented By: Team-2 Vishal Shrikant Vikas Setu Vishakha
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
ARUN S CS-7 NO:6. HIGH SPEED OPTICAL CABLE TECHNOLOGY HIGH BANDWIDTH UNIVERSAL CONNECTOR SUPPORTS MULTIPLE PROTOCOLS  10Gb/s to 100Gb/s  single universal.
What is a Bus? A Bus is a communication system that transfers data between components inside a computer or between computers. Collection of wires Data.
CompTIA A+ Guide to Managing & Maintaining Your PC By: JEAN ANDREW Computer Maintenance Chapter 4: Component – Part 1: The Motherboard.
Chapter 4: Network Interface Cards. Guide to Networking Essentials, Fourth Edition2 Learning Objectives Describe the role a network adapter card plays.
© 2007 IBM Corporation Power6 Presentation Power of P6 Anita Devadason June 11 th, 2007.
Intro to PCI 2002 년 1 월 21 일 신 준 헌. Contents PCI bus features General PCI bus model PCI Device vs. Function Specifications.
Chapter 4 Network Interface Cards بطاقة واجهة الشبكة.
Busses. Peripheral Component Interconnect (PCI) bus architecture The PCI bus architecture is a processor-independent bus specification that allows peripherals.
Input / Output.
Bus Systems ISA PCI AGP.
Chapter Overview Understanding Expansion Buses
I/O BUSES.
Presentation transcript:

PCI (Peripheral Component Interconnect) Andrew P. Michelle S. Caleb D. Jon P.

Overview History History Why is it popular/why do we use it Why is it popular/why do we use it PCI PCI PCI-X PCI-X PCI-X 2.0 PCI-X 2.0 PCIe PCIe

HISTORY Designed by Intel Designed by Intel Adopted in mid 1990s by Macintosh and PCs Adopted in mid 1990s by Macintosh and PCs Immediately put into servers, replacing MCA and EISA Immediately put into servers, replacing MCA and EISA

Why is it popular/why do we use it? Better system performance for I/O Better system performance for I/O Few chips Few chips Supports other buses on the PCI bus Supports other buses on the PCI bus Supports 32 or 64 bit bus Supports 32 or 64 bit bus Supported by a large amount of processers and peripherals Supported by a large amount of processers and peripherals

Organization of the PCI Communicates through the PCI bus on the South Bridge. Communicates through the PCI bus on the South Bridge. 49 mandatory signal lines, and 51 optional signal lines. 49 mandatory signal lines, and 51 optional signal lines. Data is transferred between an initiator or master and a target. Data is transferred between an initiator or master and a target. There are many commands the master can give a target such as I/O Read, I/O Write, Memory Read, Memory Read Line, Memory Write, and Configuration Read. There are many commands the master can give a target such as I/O Read, I/O Write, Memory Read, Memory Read Line, Memory Write, and Configuration Read.

PCI Normal PCs Normal PCs Peak transfer rate of 133 MB/s Peak transfer rate of 133 MB/s Normally 32 bit bus width Normally 32 bit bus width Could have 64 bit bus width Could have 64 bit bus width Full SIZE= Height of 107 mm (4.2 inches) and a depth of 312 mm ( inches) Full SIZE= Height of 107 mm (4.2 inches) and a depth of 312 mm ( inches)

PCI-X Used in servers Used in servers Backward compatible with PCI Backward compatible with PCI Has been replaced by PCIe Has been replaced by PCIe Frequency up to 133 MHz Frequency up to 133 MHz Uses parallel technology Uses parallel technology

PCI-X 2.0 Adds 266-MHz AND 533MHz Adds 266-MHz AND 533MHz Yielding roughly 2.15 GB/s and 4.3 GB/s Yielding roughly 2.15 GB/s and 4.3 GB/s Being replaced by PCIe Being replaced by PCIe Adds error correcting codes Adds error correcting codes Uses parallel technology Uses parallel technology

PCIe PCIe was created in 2004 PCIe was created in 2004 Uses serial technology instead of parallel Uses serial technology instead of parallel Use different connectors  Use different connectors  Much faster than PCI Much faster than PCI

Speeds/Connector Types

SOURCES Check this out… Check this out… _History.pdf _History.pdf _History.pdf _History.pdf