Back-end (foundation) Working group X-stack PI Kickoff Meeting Sept 19, 2012.

Slides:

Advertisements

Similar presentations

Architecture Representation

Advertisements

Exascale Runtime Systems Summit Plan and Outcomes Sonia R. Sachs 04/09/2014 AGU, Washington D.C.

Priority Research Direction Key challenges General Evaluation of current algorithms Evaluation of use of algorithms in Applications Application of “standard”

Computing Systems Roadmap and its Impact on Software Development Michael Ernst, BNL HSF Workshop at SLAC January, 2015.

DEPARTMENT OF COMPUTER LOUISIANA STATE UNIVERSITY Models without Borders Thomas Sterling Arnaud & Edwards Professor, Department of Computer Science.

Priority Research Direction (I/O Models, Abstractions and Software) Key challenges What will you do to address the challenges? – Develop newer I/O models.

Last Lecture The Future of Parallel Programming and Getting to Exascale 1.

*time Optimization Heiko, Diego, Thomas, Kevin, Andreas, Jens.

LLNL-PRES This work was performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under contract DE-AC52-07NA27344.

4.1.5 System Management Background What is in System Management Resource control and scheduling Booting, reconfiguration, defining limits for resource.

Techniques for Multicore Thermal Management Field Cady, Bin Fu and Kai Ren.

1 Lawrence Livermore National Laboratory By Chunhua (Leo) Liao, Stephen Guzik, Dan Quinlan A node-level programming model framework for exascale computing*

Presented by: Thabet Kacem Spring Outline Contributions Introduction Proposed Approach Related Work Reconception of ADLs XTEAM Tool Chain Discussion.

University of Houston So What’s Exascale Again?. University of Houston The Architects Did Their Best… Scale of parallelism Multiple kinds of parallelism.

“This research was, in part, funded by the U.S. Government. The views and conclusions contained in this document are those of the authors and should not.

11 1 Hierarchical Coarse-grained Stream Compilation for Software Defined Radio Yuan Lin, Manjunath Kudlur, Scott Mahlke, Trevor Mudge Advanced Computer.

1 Dr. Frederica Darema Senior Science and Technology Advisor NSF Future Parallel Computing Systems – what to remember from the past RAMP Workshop FCRC.

CMPT 300: Final Review Chapters 8 – Memory Management: Ch. 8, 9 Address spaces Logical (virtual): generated by the CPU Physical: seen by the memory.

Chapter 13 Embedded Systems

- 1 - Component Based Development R&D SDM Theo Schouten.

Contemporary Languages in Parallel Computing Raymond Hummel.

Power is Leading Design Constraint Direct Impacts of Power Management – IDC: Server 2% of US energy consumption and growing exponentially HPC cluster market.

WORKFLOWS IN CLOUD COMPUTING. CLOUD COMPUTING  Delivering applications or services in on-demand environment  Hundreds of thousands of users / applications.

Operating Systems Should Manage Accelerators Sankaralingam Panneerselvam Michael M. Swift Computer Sciences Department University of Wisconsin, Madison,

Parallel Computing The Bad News –Hardware is not getting faster fast enough –Too many architectures –Existing architectures are too specific –Programs.

Performance and Power Modeling Adolfy Hoisie Performance and Architecture Lab (PAL) Pacific Northwest National Laboratory X-stack Meeting March 19, 2013.

Priority Research Direction Key challenges Fault oblivious, Error tolerant software Hybrid and hierarchical based algorithms (eg linear algebra split across.

ET E.T. International, Inc. X-Stack: Programming Challenges, Runtime Systems, and Tools Brandywine Team May2013.

4.x Performance Technology drivers – Exascale systems will consist of complex configurations with a huge number of potentially heterogeneous components.

Objective 1.2 Cloud Computing, Internet of Services and Advanced Software Engineering Arian Zwegers European Commission Information Society and Media Directorate.

CASTNESS‘11 Computer Architectures and Software Tools for Numerical Embedded Scalable Systems Workshop & School: Roma January 17-18th 2011 Frédéric ROUSSEAU.

1 © FASTER Consortium Catalin Ciobanu Chalmers University of Technology Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration.

Low-Power Wireless Sensor Networks

N. GSU Slide 1 Chapter 02 Cloud Computing Systems N. Xiong Georgia State University.

The Global View Resilience Model Approach GVR (Global View for Resilience) Exploits a global-view data model, which enables irregular, adaptive algorithms.

1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah

1 Advance Computer Architecture CSE 8383 Ranya Alawadhi.

Programming Models & Runtime Systems Breakout Report MICS PI Meeting, June 27, 2002.

A brief introduction to Memory system proportionality and resilience Mattan Erez The University of Texas at Austin.

4.2.1 Programming Models Technology drivers – Node count, scale of parallelism within the node – Heterogeneity – Complex memory hierarchies – Failure rates.

Guiding Principles. Goals First we must agree on the goals. Several (non-exclusive) choices – Want every CS major to be educated in performance including.

Issues in (Financial) High Performance Computing John Darlington Director Imperial College Internet Centre Fast Financial Algorithms and Computing 4th.

HPC User Forum Back End Compiler Panel SiCortex Perspective Kevin Harris Compiler Manager April 2009.

Issues Autonomic operation (fault tolerance) Minimize interference to applications Hardware support for new operating systems Resource management (global.

Investigating Survivability Strategies for Ultra-Large Scale (ULS) Systems Vanderbilt University Nashville, Tennessee Institute for Software Integrated.

A Summary of the Distributed System Concepts and Architectures Gayathri V.R. Kunapuli

OPERATING SYSTEM SUPPORT DISTRIBUTED SYSTEMS CHAPTER 6 Lawrence Heyman July 8, 2002.

DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Novel, Emerging Computing System Technologies Smart Technologies for Effective Reconfiguration: The FASTER approach.

© 2009 IBM Corporation Parallel Programming with X10/APGAS IBM UPC and X10 teams  Through languages –Asynchronous Co-Array Fortran –extension of CAF with.

R ECONFIGURABLE SECURITY SUPPORT FOR EMBEDDED SYSTEMS 1 AKSHATA VARDHARAJ.

Lecture 3 : Performance of Parallel Programs Courtesy : MIT Prof. Amarasinghe and Dr. Rabbah’s course note.

Architecture View Models A model is a complete, simplified description of a system from a particular perspective or viewpoint. There is no single view.

Programming Sensor Networks Andrew Chien CSE291 Spring 2003 May 6, 2003.

Programmability Hiroshi Nakashima Thomas Sterling.

SOFTWARE ENGINEERING. Objectives Have a basic understanding of the origins of Software development, in particular the problems faced in the Software Crisis.

CS223: Software Engineering Lecture 2: Introduction to Software Engineering.

Shouqing Hao Institute of Computing Technology, Chinese Academy of Sciences Processes Scheduling on Heterogeneous Multi-core Architecture.

Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy’s National Nuclear.

Computer Architecture: Parallel Task Assignment

Support for Program Analysis as a First-Class Design Constraint in Legion Michael Bauer 02/22/17.

For Massively Parallel Computation The Chaotic State of the Art

Mattan Erez The University of Texas at Austin July 2015

Many-core Software Development Platforms

Anne Pratoomtong ECE734, Spring2002

Adaptive Resource Allocation Technique for Exascale Systems

Toward a Unified HPC and Big Data Runtime

Power is Leading Design Constraint

HIGH LEVEL SYNTHESIS.

Mattan Erez The University of Texas at Austin

Realizing Closed-loop, Online Tuning and Control for Configurable-Cache Embedded Systems: Progress and Challenges Islam S. Badreldin*, Ann Gordon-Ross*,

Presentation transcript:

Back-end (foundation) Working group X-stack PI Kickoff Meeting Sept 19, 2012

Team Ron Brightwell Vivek Sarkar Hartmut Kaiser Costin Iancu Andrew A. Chien Saman Amarsinghe Wilfred Pinfold Shekhar Borkar Yonghong Yan Adolfi Hoisie Thomas Sterling Mattan Erez Rishi Khan

Back-end Mission Take Front-end information and Platform/system information achieve energy-efficient, desired performance, resilient execution in the face of extremely complex Exascale hardware – Front-end information: algorithmic choice, expression of parallelism, other HL semantic information, application goals) – Platform/system information: configuration, capabilities, dynamic state, error/faults, other site/system constraints)

What is not Back-End Front-end Issues: (Programmer Facing…) – expression of parallelization, algorithmic locality – algorithmic details – expression of locality – domain specific information – capture other high level semantic information – tools (debugging, etc.) – job scheduling

What is Back-End? - what is the back end? (parallelization, localization); platform-facing - starts at the level of lowering in the compiler - architecture level decisions - runtime and resilience decisions - overlapping of management of technology spaces, but some concerns we will exclude Is back-end synonymous with runtime? No, but there is some overlap

What is Back-End? (though not exclusively) (re)mapping the application dealing with the application execution aspects platform tuning annotations adaptive feedback (performance data capture for front end) Autotuning dealing with compute element heterogeneity – macroscopic (different chips) – microscopic (on-chip) – technology induced heterogeneity memory hierarchy heterogeneity Resiliency degradation / long term change scheduling - large-grain, fine- grain migration - large-grain, fine-grain data mapping (addressability, distribution) data movement implementation locality (and hierarchy) architecture locality (and hierarchy) energy management - dvfs, power state, speed config, reliability config, etc. over provisioned hardware (control) => typically includes the part of the runtime which is application facing => typically doesn’t include the part of the runtime that is systems facing

Front End Back End Relation to Compiler, Runtime, Operating Systems Application HL Compiler LL Compiler Runtime OS + Hardware

Top 5 Challenges for Back-end 1. Choice of implementation primitives to maximize parallelism and data placement flexibility 2. Manage algorithm and implementation variety/heterogeneity/multiplicity 3. Resilience and fault-diagnosis/error management/recovery 4. Intelligent placement/scheduling of compute and data, that balance parallelism (realized parallelism) and data locality -- from above 5. Online resource management (dynamic energy and configuration management, self-awareness) -- from below 6. Interface to OS and Platform - services that provide efficient, right information - static and system information - resource access and protection - resource configuration control (performance and energy, degree of parallelism, precision, memory hierarchy, redundancy - error coverage etc.)

Back-End X-stack Activity D-TEKTGDEGASXPRESSDAXGVRX-TuneCorvetteSLEEC Choice of primitives Manage Algo. and Imp. ? ? Resilience Placement/ Scheduling Resource Management OS/ Platform Interface Needs more investment Gaps Interoperation Support for “strong scaling” – latency minimization Others?