Integrated Placement and Skew Optimization for Rotary Clocking A paper by: Ganesh Venkataraman, Student Member, IEEE, Jiang Hu, Member, IEEE, and Frank.

Slides:



Advertisements
Similar presentations
The uA741 Operational Amplifier
Advertisements

Chapter 13 Transmission Lines
Decentralized Reactive Clustering in Sensor Networks Yingyue Xu April 26, 2015.
Lecture 6. Chapter 3 Microwave Network Analysis 3.1 Impedance and Equivalent Voltages and Currents 3.2 Impedance and Admittance Matrices 3.3 The Scattering.
Transmission Line Network For Multi-GHz Clock Distribution Hongyu Chen and Chung-Kuan Cheng Department of Computer Science and Engineering, University.
Network Topologies CS 1202.
Network Topologies CSC (c) Nouf AlJaffan.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
EE141 © Digital Integrated Circuits 2nd Timing Issues 1 Digital Integrated Circuits A Design Perspective Timing Issues Jan M. Rabaey Anantha Chandrakasan.
CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.
Clock Design Adopted from David Harris of Harvey Mudd College.
Technical Seminar on Timing Issues in Digital Circuits
Chapter 11 Timing Issues in Digital Systems Boonchuay Supmonchai Integrated Design Application Research (IDAR) Laboratory August 20, 2004; Revised - July.
A Novel Clock Distribution and Dynamic De-skewing Methodology Arjun Kapoor – University of Colorado at Boulder Nikhil Jayakumar – Texas A&M University,
Lecture 8: Clock Distribution, PLL & DLL
Clock Distribution Scheme using Coplanar Transmission Lines Victor Cordero Sunil P Khatri Department of ECE Texas A&M University
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 25: Sequential Circuit Design (3/3) Prof. Sherief Reda Division of Engineering,
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
UTSW Thermal Energy Plants, Power Generation and Electrical System What do we do to meet the Emission Reduction, Energy usage Reduction and Electrical.
Electrical Systems 100 Lecture 3 (Network Theorems) Dr Kelvin.
Hierarchical Physical Design Methodology for Multi-Million Gate Chips Session 11 Wei-Jin Dai.
NETWORKING CONCEPTS. Data Communication Communication is for sharing information Sharing can be local or remote Local communication between individuals.
Network Design Essentials
Digital Design Strategies and Techniques. Analog Building Blocks for Digital Primitives We implement logical devices with analog devices There is no magic.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
SYSTEM ADMINISTRATION Chapter 1 Logical and Physical Network Topologies.
Prof. Joongho Choi CMOS CLOCK-RELATED CIRCUIT DESIGN Integrated Circuits Spring 2001 Dept. of ECE University of Seoul.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Microelectronic Circuits - Fourth Edition Sedra/Smith 0 PowerPoint Overheads to Accompany Sedra/Smith Microelectronic Circuits 4/e ©1999 Oxford University.
Network-Coding Multicast Networks With QoS Guarantees Yuanzhe Xuan and Chin-Tau Lea, Senior Member, IEEE IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 19,
An Embedded True Random Number Generator for FPGAs Bebek, Jerry Paul Kohlbrenner Lockheed Martin 3201 Jermantown Road Fairfax, VA 22030, USA
A.A. Grillo SCIPP-UCSC ATLAS 10-Nov Thoughts on Data Transmission US-ATLAS Upgrade R&D Meeting UCSC 10-Nov-2005 A. A. Grillo SCIPP – UCSC.
The Chicago Half of Champ
XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Pseudo-nMOS gates. n DCVS logic. n Domino gates. n Design-for-yield. n Gates as IP.
Recent Topics on Programmable Logic Array
A 30 GS/s 4-Bit Binary Weighted DAC in SiGe BiCMOS Technology
By: M.Nadeem Akhtar1 Data Communication Ch 10. By: M.Nadeem Akhtar2 Networks?  LAN  MAN  WAN.
Topology A topology (from Greek topos meaning place) is a description of any kind of locality in terms of its layout. In communication networks,
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Interconnect/Via.
312 Mhz 16-Mb Random Cycle Embedded DRAM Macro for Mobile applications A paper by: Fukashi Morishita, Isamu Hayashi, Hideto Matsuoka, Kazuhiro Takahashi,
Credit:  refers to the physical arrangement of the computers and other networking devices that are linked together.
Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle.
EE141 Timing Issues 1 Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003 Rev /05/2003.
EE141 Timing Issues 1 Chapter 10 Timing Issues Rev /11/2003.
TOPOLOGIES in COMPUTER NETWORKING Refers to the physical layout of the network devices and cabling and how all the components communicate with each other.
CSC (c) Nouf AlJaffan Network Topologies.
1 CSCD 433 Network Programming Fall 2016 Lecture 4 Digital Line Coding and other...
Piero Belforte, HDT 1999: PRESTO POWER by Alessandro Arnulfo.
End OF Column Circuits – Design Review
Ch 4: Transmission Line Calculations
Time-borrowing platform in the Xilinx UltraScale+ family of FPGAs and MPSoCs Ilya Ganusov, Benjamin Devlin.
The 8085 Microprocessor Architecture
Chapter 7 – Specialized Routing
OPS - Energy Harvesting
The 8085 Microprocessor Architecture
Latches, Flip-Flops and Registers
Network Topologies CS 1202.
CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs
Performance Analysis (Clock Signal) مرتضي صاحب الزماني.
Chapter 10 Timing Issues Rev /11/2003 Rev /28/2003
CMOS VLSI Design Chapter 13 Clocks, DLLs, PLLs
332:578 Deep Submicron VLSI Design Lecture 14 Design for Clock Skew
Network Topologies CS 1202.
The 8085 Microprocessor Architecture
Reducing Clock Skew Variability via Cross Links
Clock Tree Routing With Obstacles
Presentation transcript:

Integrated Placement and Skew Optimization for Rotary Clocking A paper by: Ganesh Venkataraman, Student Member, IEEE, Jiang Hu, Member, IEEE, and Frank (Ying) Liu, Member, IEEE Presented By: Eric Tramel

Global Distribution Scheme  Each rotary section consists of a pair of cross connected differential transmission line circles which can be linked together to cover the entirety of the die.  This travelling wave clock approach allows us to physically predict at what point on the transmission line the clock will be at a particular phase  Closed loop line helps save on power for a global clock grid. All we need is a single or sporadic clock injection into the system and the clock will recirculate throughout the system.

Advantages of a Rotary Clock Scheme...  Low Power Dissipation: Because of the lack of a single clock source driving the entire chip, we can avoid the power dissipation caused by the charging/discharging over the chip's capacitive load. This is achieved by the closed loop geometry as well as inverters placed between phase-opposite locations within individual rings (also helps reduce skew variation). These features have been shown to reduce power consumption of the clock network by up to 70%.  Low Skew Variation: The consistent geometry of the rotary clock mesh allows us to accurately predict the phase of the clock signal on the transmission lines at any point. Test chip evaluation has shown skew variation as low as 5.5ps at a clock speed of 950 Mhz (0.52%)!

...and then Downsides.  Not efficient for zero skew designs: Because the zero skew points occur at exactly one position on each ring, it would be entirely inefficient to use only this single portion of the ring. In order to use the rotary clock scheme to its full potential, calculations must be made in order to tap the clock ring at different phase locations and buffers added in order to ensure proper edge arrival.  Requires a more complicated CAD flow: “Unlike the intentional skew design in the conventional clocking technology where no restrictions are imposed on the flip-flop locations, the skew at each flip-flop has to be matched with a specific location at the rotary clock ring. This requirement forms a difficult chicken-and-egg problem: the flip-flop placement depends on skew optimization while it is well known that skew optimization depends on flip-flop locations.”

Methodology for Overcoming the Design Hurdles