1N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Presentation of the Beam Energy Tracking System Definition : The Beam Energy Tracking System (BETS) monitors.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

INPUT-OUTPUT ORGANIZATION
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Local Trigger Control Unit prototype
ESODAC Study for a new ESO Detector Array Controller.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
N. Voumard, AB-BT-EC LBDS Audit, CERN LBDS Trigger Signal Distribution Trigger Synchronization Unit (TSU) Trigger Fan Out (TFO) Power Trigger Unit.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
DP Cabinet.
Wireless Data Acquisition for SAE Car Project by: J.P. Haberkorn & Jon Trainor Advised by: Mr. Steven Gutschlag.
Failure mode impact studies and LV system commissioning tests
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
Vegard Joa Moseng BI - BL Student meeting Reliability analysis summary for the BLEDP.
LECC 2006 Ewald Effinger AB-BI-BL The LHC beam loss monitoring system’s data acquisition card Ewald Effinger AB-BI-BL.
Technical review on UPS power distribution of the LHC Beam Dumping System (LBDS) Anastasia PATSOULI TE-ABT-EC Proposals for LBDS Powering Improvement 1.
LBDS Kicker Electronic and Slow Control Etienne CARLIER AB/BT/EC.
INPUT-OUTPUT ORGANIZATION
Embedded Systems Design
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
1 © Unitec New Zealand Embedded Hardware ETEC 6416 Date: - 10 Aug,2011.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
The Architecture, Design and Realisation of the LHC Beam Interlock System Machine Protection Review – 12 th April 2005.
LHC Beam Dump System Technical Audit Trigger Synchronisation Unit.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Input/OUTPUT [I/O Module structure].
Modems Chapter 17. Basic Knowledge  Modems are little devices to use the telephone to talk to other computers.  Modem is an abbreviation for Modulator/
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Distribution of machine parameters over GMT in the PS, SPS and future machines J. Serrano, AB-CO-HT TC 6 December 2006.
LKr Calorimeter Control and monitoring R. Fantechi 19/02/2010 R. Fantechi.
8 Channel Fiber Optically Linked Data Acquisition System for Booster Modulators Tsatsu Nyamadi Norfolk State University Supervisor Rene Padilla Fermilab.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
LBDS Power Triggering Etienne CARLIER & Jean-Louis BRETIN AB/BT/EC.
Online Calibration of the D0 Vertex Detector Initialization Procedure and Database Usage Harald Fox D0 Experiment Northwestern University.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Etienne CARLIER, LBDS Audit, 28/01/2008 LBDS Environmental Aspects EMC, radiation, UPS… Etienne CARLIER AB/BT/EC.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
The LBDS trigger and re-trigger schemes Technical Review on UPS power distribution of the LHC Beam Dumping System (LBDS) A. Antoine.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Software development Control system of the new IGBT EE switch.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
TRIGGER DELAY 100µs. G. Gräwer AB/BT/ECLBDS Trigger Delay2 The trigger delay is a back-up system that generates an asynchronous dump trigger for MKD and.
MPP 4 th March - 1v0 CERN MPP CERN MPP SMP Team 3.
Machine Protection Review, R. Denz, 11-APR Introduction to Magnet Powering and Protection R. Denz, AT-MEL-PM.
Interfacing the FMCM for additional protection in the LHC and the SPS- LHC/CNGS Transfer Lines to the CERN controls system Cristina Gabriel Casado, Interlock.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.
RF acceleration and transverse damper systems
Scrolling LCD using Arduino.
Data providers Volume & Type of Analysis Kickers
2007 IEEE Nuclear Science Symposium (NSS)
Realising the SMP 1. Safe Machine Parameters Overview
SCADA for Remote Industrial Plant
Not a BIS expert, not even working on BIS but I’m going to try to present it as completely as possible.
Audit of the BLM LHC system
LHC BLM system: system overview
Radiation- and Magnet field- Tolerant Power Supply System
Combiner functionalities
Interlocking of CNGS (and other high intensity beams) at the SPS
J. Emery, B. Dehning, E. Effinger, G. Ferioli, C
Beam Interlocks for Detectors and Movable Devices
Configuration of BLETC Module System Parameters Validation
Presentation transcript:

1N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Presentation of the Beam Energy Tracking System Definition : The Beam Energy Tracking System (BETS) monitors the deflection strength of each active element of the LBDS with respect to the beam energy in order to guarantee the correct extraction trajectory over the complete operational range and under all operational conditions.

2N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Tracking System BETS main functions: Acquisition of the machine “beam energy”,Acquisition of the machine “beam energy”, Generation of the kick strength reference signals for LBDS extraction and dilution kicker high voltage generators w.r.t. the beam energy,Generation of the kick strength reference signals for LBDS extraction and dilution kicker high voltage generators w.r.t. the beam energy, Continuous surveillance that the charging voltages of the different capacitors within the kicker high voltage generators follow their references within predefined tolerance windows (extraction trajectory aperture),Continuous surveillance that the charging voltages of the different capacitors within the kicker high voltage generators follow their references within predefined tolerance windows (extraction trajectory aperture), Continuous surveillance that the LBDS extraction septa and ring quadrupole Q4 currents are within predefined tolerance windows (extraction trajectory aperture),Continuous surveillance that the LBDS extraction septa and ring quadrupole Q4 currents are within predefined tolerance windows (extraction trajectory aperture), Generation of a dump request after detection of an upcoming tracking fault if the measured values are not within predefined tolerance windows relative to the beam energy,Generation of a dump request after detection of an upcoming tracking fault if the measured values are not within predefined tolerance windows relative to the beam energy, Distribution of the beam energy to external clients.Distribution of the beam energy to external clients.

3N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Tracking System System architecture overview Overview of the Beam Energy Acquisition card (BEA), by Gregor Grawer Overview of the Beam Energy Meter card (BEM) Overview of the Beam Energy Interlock card (BEI) Overview of the Beam Energy Controller card (BEC) Management of the transfer function tables (I/E, U/E) Conclusion

4N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 System architecture overview

5N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 System architecture overview Two path: ReferenceInterlock

6N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 System architecture overview Powering considerations: All the electronics included within the BETS is powered by 230V Uninterruptible Power Supply (UPS). BETS system housed within VME crate is powered by redundant power supplies. Timing considerations: The BETS system has a response time < 1.5 ms This value is small in comparison of the generators reaction time and the energy variation of the LHC.

7N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Acquisition (BEA) By Gregor Grawer

8N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Meter (BEM) For redundancy purpose, two independent sources of the “beam energy” are necessary in order to verify the correct operation of the Beam Energy Tracking System One information will be used as reference signal for the generation of the kick strength references One information will be used as reference signal for the generation of the kick strength references One information will be used as reference for the tracking interlock logic One information will be used as reference for the tracking interlock logic Block schematic of the BEM Current 1 3 out of 4 Evaluation + Mean value calc Reception CRC & Timeout Check Control / Status / Monitoring (watch dog, board powering, auto-calibration…) Look-Up Table (Idcct / E) Reception CRC a & timeout Check Current 2 Current 3 Current 4 Energy Reference E beam Ref Serial Transmission CRC & Manchester Encoding Safe Machine Parameters Profibus-DP PROFISafe Energy Reference VMEMachine Protection Beam Permit Control Input 1 Input 2

9N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Meter (BEM) The BEM acquires four current values measured out of four Main Bend DCCTs power converters. It makes the comparison between these values with a 3 out of 4 logic and a relative error of ± 0.5%. An out of range value will cause a dump request. A mean value is generated out of the four measurements and converted trough a transfer function table into the corresponding beam energy. This energy value is transmitted to The main PLC, via a ProfiBus connection (use of ProfiSafe protocol), who gives the reference voltage strength to the MKD and MKB generators (Reference BEM) The main PLC, via a ProfiBus connection (use of ProfiSafe protocol), who gives the reference voltage strength to the MKD and MKB generators (Reference BEM) The Beam Energy Interlock cards trough the P2 backplane connectors of the VME crate (Interlock BEM) The Beam Energy Interlock cards trough the P2 backplane connectors of the VME crate (Interlock BEM) The Safe Machine Protection for other clients (via the LHC timing) The Safe Machine Protection for other clients (via the LHC timing)

10N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Meter (BEM)

11N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Meter: hardware aspect Hardware summary: The heart of the BEM card is a Xilinx Spartan3 FPGA XC3S1000 FT XC3S1000 FT The FPGA is clocked with a 40 MHz oscillator (C-MAC CFPS-73 serie) The FPGA is clocked with a 40 MHz oscillator (C-MAC CFPS-73 serie) Inputs / outputs : 2 monomode 1310 nm fiber optics receivers from MB DCCT measurements 2 monomode 1310 nm fiber optics receivers from MB DCCT measurements 1 monomode 1310 nm fiber optics emitter to AB/CO’s SMP 1 monomode 1310 nm fiber optics emitter to AB/CO’s SMP 1 simple VME slave interface (16A, 16D) 1 simple VME slave interface (16A, 16D) 1 AnyBus ProfiBus-DP slave module (HMS AnyBus AB4010B) for communication with the S7-400 master PLC. 1 AnyBus ProfiBus-DP slave module (HMS AnyBus AB4010B) for communication with the S7-400 master PLC. 1 three digits display to look at the beam energy. 1 three digits display to look at the beam energy. 1 differential bus transceiver (used as an emitter only) to send the reference energy to the 14 Beam Energy Interlock cards trough the VME P2 backplane. 1 differential bus transceiver (used as an emitter only) to send the reference energy to the 14 Beam Energy Interlock cards trough the VME P2 backplane. 1 differential bus transceiver (used as a receiver only) to receive the so called “dump inhibit” signal. 1 differential bus transceiver (used as a receiver only) to receive the so called “dump inhibit” signal. Manual reset and FPGA reconfiguration push buttons on the front panel. Manual reset and FPGA reconfiguration push buttons on the front panel. 1 RS-232 interface (no more used). 1 RS-232 interface (no more used). On board 3.3V, 2.5V and 1.2V power supplies on board 3.3V, 2.5V and 1.2V power supplies on board 2 switches for current loops (CMOS analog switches) 2 switches for current loops (CMOS analog switches)

12N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Meter: firmware aspect Overview of the software

13N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Meter: firmware aspect

14N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Interlock The BEI card has double function (one card checks two generators) Each BEI function checks two signals (main and compensation for MKD) The signals can be either voltages (MKD & MKB) or currents (Q4 and MSD) Block schematic of the BEI Input BEI 1 Reception CRC Check Measure 1 Measure 2 Energy Reference From BEM Tracking Interlock Logic Energy Comparison Control / Status / Monitoring (watch dog, board powering, auto-calibration, settings…) E beam M1 E beam M2 Reception CRC & timeout Check E beam Ref Look-Up Table 1 Look-Up Table 2 VMEMachine Protection Beam Permit Ctrl Look-Up Tables Configuration Input BEI 2 Measure 3 Measure 4 E beam M3 E beam M4 Reception CRC & timeout Check Look-Up Table 3 Look-Up Table 4

15N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Interlock The BEI card acquires four signals, voltage or current (2 pro generator) Convert those signals into their corresponding energy using four independent transfer function tables. The four transfer function tables are stored into an external flash ROM, as the tolerance and thresholds values. The four energies generated are compared to the reference energy from the BEM. A beam dump request is issued if a difference bigger than the tolerance is found. Errors detected: Transmission error from BEA or BEM (timeout and CRC) Transmission error from BEA or BEM (timeout and CRC) Energy comparison error (one (or more) of the signal is out of range) Energy comparison error (one (or more) of the signal is out of range) Timeout of the energy comparison (in case of flash ROM read errors or SM freezes) Timeout of the energy comparison (in case of flash ROM read errors or SM freezes) Hardware timeout dump request (in case the FPGA freezes) Hardware timeout dump request (in case the FPGA freezes) When a beam dump request is issued, the BEI cards needs to be rearmed to be functional again, otherwise, the current loops stay opened.

16N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Interlock

17N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Interlock: hardware aspect Hardware summary: The heart of the BEI card is also based on a Xilinx Spartan3 FPGA XC3S1000 FT XC3S1000 FT The FPGA is clocked with a 40 MHz oscillator The FPGA is clocked with a 40 MHz oscillator Inputs / outputs : 2 multimode 820 nm fiber optics inputs from generators measurements 2 multimode 820 nm fiber optics inputs from generators measurements 1 simple VME slave interface (16A, 16D) 1 simple VME slave interface (16A, 16D) 1 RS-232 interface for flash ROM configuration 1 RS-232 interface for flash ROM configuration 2 three digits front panel displays to read the energies calculated. 2 three digits front panel displays to read the energies calculated. 1 differential bus transceiver (used as a receiver only) to get the reference energy from the BEM card. 1 differential bus transceiver (used as a receiver only) to get the reference energy from the BEM card. 1 differential bus transceiver (used as a receiver only) to receive the so called dump inhibit signal. 1 differential bus transceiver (used as a receiver only) to receive the so called dump inhibit signal. Reset, rearm and FPGA reconfiguration push buttons Reset, rearm and FPGA reconfiguration push buttons On board 1 2 x 8 bits x 128K flash ROM 1 2 x 8 bits x 128K flash ROM 3.3V, 2.5V and 1.2V power supplies on board 3.3V, 2.5V and 1.2V power supplies on board 2 switches for current loops (CMOS analog switches) 2 switches for current loops (CMOS analog switches)

18N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Interlock : firmware aspect Overview of the software

19N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Interlock : firmware aspect There is independent state machines for each of the BEI module Main state machine states IDLE IDLE Below energy threshold, check for transmission errors OPERATIONAL OPERATIONAL Above threshold, compares energies, check for all errors DUMP DUMP A dump request has been requested after an error, needs a reset or rearm of the card to go back into IDLE state. CONFIGURATION CONFIGURATION Can be reached only from IDLE state. Is used when reading or programming the flash ROM from the configuration port or reading it trough the VME interface.

20N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Interlock : firmware aspect Generation and downloading of the BEI transfer function file The transfer function file is generated using a home made MatLab GUI. The transfer function file is generated using a home made MatLab GUI. The functions for each generator can be independently added (2 x 2 functions). The functions for each generator can be independently added (2 x 2 functions). The thresholds and tolerances can be added for each BEI module. The thresholds and tolerances can be added for each BEI module. Additional informations can be added, as the version and the date of creation of the file. Additional informations can be added, as the version and the date of creation of the file. The file generated is downloaded to the BEI card as is, after having erased the previews one that was in the flash ROM. The file generated is downloaded to the BEI card as is, after having erased the previews one that was in the flash ROM.

21R. A. Barlow, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Controller (BEC) Current loop production with redundancy Current loop detection with redundancy Dump inhibition signal from TFO UTC signal for post mortem Beam permit inhibit to PLC VME interface Internal register for BEC status and diagnostics Internal register for BEC status and diagnostics Rearming Rearming On board test system for current loops check

22R. A. Barlow, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Controller Principles: The BEC has a redundant pair of on board current loop generators that feeds the BETS modules (BEM’s and BEI’s). The BEC module interfaces the BEM and BEI modules to external systems through redundant fail safe connections. On any given failure from within the BETS system, the BEC produces two Beam Dump Request (BDR) signals that are fed to the TSU cards (redundancy). The presence of a current in both current loops will be detected by the BEC and a 10 MHz square wave signal will be sent to the TSU. When one of the two current loops is broken, the 10 MHz signal disappears which produces a BDR. At the same time, the BEC provides also a pulse to the LHC timing system in order to record the UTC time of the BDR action for post mortem analysis.

23N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Beam Energy Controller: hardware aspect Hardware summary: The heart of the BEC card is also based on a Xilinx Spartan3 FPGA XC3S1000 FT XC3S1000 FT The FPGA is clocked with a 40 MHz oscillator The FPGA is clocked with a 40 MHz oscillator Inputs / outputs : 2 TTL, 50Ohms (BDR outputs to TSU) 2 TTL, 50Ohms (BDR outputs to TSU) 1 5V, 50Ohms (pulse to UTC) 1 5V, 50Ohms (pulse to UTC) 1 simple VME slave interface (16A, 16D) 1 simple VME slave interface (16A, 16D) 1 SUB-D9 connector with ambivalent contacts to PLC for “Beam Permit” 1 SUB-D9 connector with ambivalent contacts to PLC for “Beam Permit” 2 current loops test inputs and outputs 2 current loops test inputs and outputs Reset, rearm and FPGA reconfiguration front panel push buttons Reset, rearm and FPGA reconfiguration front panel push buttons On board 3.3V, 2.5V and 1.2V power supplies on board 3.3V, 2.5V and 1.2V power supplies on board 2 switches for current loops (CMOS analog switches) for tests 2 switches for current loops (CMOS analog switches) for tests

24N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Management of the look-up tables (I/E, U/E) BEM look-up table 32 points tables 32 points tables One table for current, another for energy (dependent) One table for current, another for energy (dependent) Linear interpolation between points Linear interpolation between points Error is determined by the number of interpolation points Error is determined by the number of interpolation points The table is hardcoded in the FPGA The table is hardcoded in the FPGA Same tables for “Reference” BEM and for “Interlock” BEM Same tables for “Reference” BEM and for “Interlock” BEM BEI look-up table 4x 32k points in table 4x 32k points in table ADC output is used as the address. Data located at this address corresponds to the energy. ADC output is used as the address. Data located at this address corresponds to the energy. Stored in external parallel flash ROM Stored in external parallel flash ROM Can be programmed or erased only locally (RS-232) Can be programmed or erased only locally (RS-232) Error is determined by the precision of the calibration measurements of the generators Error is determined by the precision of the calibration measurements of the generators

25N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 Management of the look-up tables (I/E, U/E) The look-up tables in the BEM and BEI cards are readable trough the VME. But they cannot be modified trough VME for security reasons But they cannot be modified trough VME for security reasons The same look-up tables will be placed in Oracle database for comparison (MCS). After a few runs, every TF in the cards will be read and crosschecked with corresponding files in the Oracle database. After a few runs, every TF in the cards will be read and crosschecked with corresponding files in the Oracle database. For the BEI cards, a code in the TF file indicates the corresponding generator. Special effort has to be done for naming and managing the look-up tables. Special effort has to be done for naming and managing the look-up tables.

26N.Voumard, AB/BT/ECLBDS Audit, CERN 2008 To the Beam Energy Acquisition cards (BEA) Beam Energy Interlock cards (BEI) Beam Energy Controller card (BEC) Beam Energy Meter cards (BEM) Power supply redundant VME-64 crate (Wiener) BETS system in UA-63