Company LOGO Mid semester presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.

Slides:



Advertisements
Similar presentations
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
Advertisements

Internal Logic Analyzer Final presentation-part B
Internal Logic Analyzer Final presentation-part A
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Project Characterization Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Technion – Israel Institute Of Technology Electrical Engineering.
Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
4/10/20081 Lab 9 RT methodology introduction Register operations Data Path Control Path ASM Example TA: Jorge Crichigno.
Implementation of neuronetwork system on FPGA (characterization presentation) supervisor: Karina Odinaev Vyacheslav Yushin Igor Derzhavets Winter 2007.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Presenting: Itai Avron Supervisor: Chen Koren Characterization Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:
Lab 10 RT methodology (cont’d) Example 1 – a counter Example 2 – a repetitive-adder multiplier.
Presenting: Itai Avron Supervisor: Chen Koren Mid Semester Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
Sub-Nyquist Sampling DSP & SCD Modules Presented by: Omer Kiselov, Daniel Primor Supervised by: Ina Rivkin, Moshe Mishali Winter 2010High Speed Digital.
INS/GPS Integration Based Navigation using Particle Filter GPS Control System MidTerm presentation Performed by: Yuval Yosef Adi Weissman Supervised by:
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part A - Final presentation Students: Royzman Danny.
“ Analyzer for 40Gbit Ethernet “ (Bi-semestrial project) Executers: פריד מחאג ' נה Farid Mahajna Husam Kadan חוסאם קעדאן Instructor:
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin.
Student : Andrey Kuyel Supervised by Mony Orbach Spring 2011 Final Presentation High speed digital systems laboratory High-Throughput FFT Technion - Israel.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
A RISC ARCHITECTURE EXTENDED BY AN EFFICIENT TIGHTLY COUPLED RECONFIGURABLE UNIT Nikolaos Vassiliadis N. Kavvadias, G. Theodoridis, S. Nikolaidis Section.
Hartman1P1004 Leo Hartman Canadian Space Agency A VHDL Implementation of an On-board Autonomy Solution.
© 2003 Xilinx, Inc. All Rights Reserved Answers DSP Design Flow.
Data Handling Stephen Kaye Caltech Data Format in Pipeline 16 Bit data from ADC FPGA combines multiple conversions (subtract 5 reset, add.
Students:Alexander Kinko Roni Lavi Instructor:Inna Rivkin Duration:2 Semesters Midterm Presentation Part 1 - Spring 2008 Midterm Presentation Part 1 -
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Final Presentation – Part B Dual-semester project
LZRW3 Decompressor dual semester project Characterization Presentation Students: Peleg Rosen Tal Czeizler Advisors: Moshe Porian Netanel Yamin
Performed By: Yahel Ben-Avraham and Yaron Rimmer Instructor: Mony Orbach Bi-semesterial, /3/2013.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
LZRW3 Data Compression Core Dual semester project April 2013 Project part A final presentation Shahar Zuta Netanel Yamin Advisor: Moshe porian.
Final Presentation Annual project (Part A) Winter semesterתשע"ב (2011/12) Students: Dan Hofshi, Shai Shachrur Supervisor: Mony Orbach INS/GPS navigation.
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin 10/06/2010.
LZRW3 Decompressor dual semester project Part A Mid Presentation Students: Peleg Rosen Tal Czeizler Advisors: Moshe Porian Netanel Yamin
Hardware Image Signal Processing and Integration into Architectural Simulator for SoC Platform Hao Wang University of Wisconsin, Madison.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Final Presentation Annual project (Part A) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony Orbach.
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S MID PRESENTATION.
Mid presentation Part A Project Netanel Yamin & by: Shahar Zuta Moshe porian Advisor: Dual semester project November 2012.
© 2003 Xilinx, Inc. All Rights Reserved Answers DSP Design Flow.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Part A Presentation High Speed Digital Systems Lab Electrical.
Neta Peled & Hillel Mendelson Supervisor: Mike Sumszyk Annual project אביב תשס " ט.
Company LOGO Final presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Supervisor: Moni Orbach Students: Or Rotem Malachi Levi.
Company LOGO Project Characterization Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System.
Performed by: Alexander Pavlov David Domb Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Encryption / Decryption on FPGA Final Presentation Written by: Daniel Farcovich ID Saar Vigodskey ID Advisor: Mony Orbach Summer.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Tightly coupled INS/GPS system using particle filter D0928- system architecture and math functions Part B - Final presentation Students: Royzman Danny.
Performed by:Liran Sperling Gal Braun Instructor: Evgeny Fiksman המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
GPS-INS RESAMPLING VERIFICATION Final Presentation Annual project (Part B) Winter semesterתש"ע ((2009 Students: Oren Hyatt, Alex Dutov Supervisor: Mony.
GPS Computer Program Performed by: Moti Peretz Neta Galil Supervised by: Mony Orbach Spring 2009 Characterization presentation High Speed Digital Systems.
RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.
Encryption / Decryption on FPGA Midterm Presentation Written by: Daniel Farcovich ID Saar Vigodskey ID Advisor: Mony Orbach Summer.
CLUster TIMing Electronics Part II
SoC and FPGA Oriented High-quality Stereo Vision System
Sum of Absolute Differences Hardware Accelerator
RTL Design Methodology
RTL Design Methodology
Presentation transcript:

Company LOGO Mid semester presentation Spring 2008/9 Performed by: Alexander PavlovDavid Domb Supervisor: Mony Orbach GPS/INS Computing System

Agenda 1. General overview 2. Our Project 4. What’s Next… GPS/INS Computing System 3. The Design

GPS/INS Computing System General overview “Even Noah got no salary for the first six months partly on account of the weather and partly because he was learning navigation.” Mark Twain

Theoretical Navigation Algorithm 0 Initialization 1 Particle Propagation 2 Particle Update & Normalization 3 State Estimation 4 Effective N calculation 5 D computation 6 Re-sampling 7 Regularization 8 Weight Re-computation GPS/INS Computing System  Developed in the “Technion” and Implements the tightly coupled INS/GPS navigation unit, with the particle filter.  The algorithm stages:

Project Goals Establishing the efficiency of the particle filter based, tightly coupled INS/GPS navigation unit realization. Designing an efficient real- time particle filter based, tightly coupled INS/GPS navigation unit. GPS/INS Computing System

GPS Computing System

General Project will be performed in 2 stages. First part in this semester. Project will be performed by several work groups Our group will implement Particle Propagation and State Estimation stages in this first part. Both stages need to be performed whit in 0.01 sec, regardless of other stages performance. GPS Computing System

Group Project Goals – Part 1 Learning GPS/INS navigation using Particle Filter algorithm Learning VHDL language Learning FPGA environment Implementation of Particle Propagation and State Estimation stages of algorithm GPS/INS Computing System

Design guidelines Constrains:  large amount of calculations  Limited hardware  real-time results Selected solution:  Combining Parallel processing whit Pipelines. GPS/INS Computing System

X data structure True State Output Record FieldSign bitNumber bitsFraction bits Position dummy Speed Quaternion Acceleration offset Dreidel offset GPS Receiver offset Dummy 0240 GPS Computing System

INS data structure True State Output Record FieldSign bitNumber bitsFraction bits Acceleration Angular rates GPS Computing System W data structure True State Output Record FieldSign bitNumber bitsFraction bits Weight 0024 Dummy

Solution – Top design GPS/INS Computing System Weight vector Particles propagation unit State estimation unit Estimated State Vector [1..18] Estimated State Vector [1..18] xN Extended State Vector [1..18] Extended State Vector [1..18] Extended State Vector [1..18] Controller

Controller Algorithm GPS/INS Computing System  While “FIFO” is NOT empty: Every 5 clock cycles, send a new particle from the “FIFO”, into the “TOP_6_PROP” (asserting the “START” signal to ‘1’).  Keep count of “START” signals given.  Keep count of “FINISH” signals from the “TOP_6_PROP”.  For every “FINISH” signal, send the matching weight vector and new propagated particle to the “TOP_ESTIMATION”.

Solution – Top design GPS/INS Computing System Weight vector Particles propagation unit State estimation unit Estimated State Vector [1..18] Estimated State Vector [1..18] xN Extended State Vector [1..18] Extended State Vector [1..18] Extended State Vector [1..18] Controller

Particle propagation unit GPS/INS Computing System clock reset start finish

Particle propagation unit GPS/INS Computing System

Propagation timing control GPS/INS Computing System  Every “START” = ‘1’ : counter = counter +1  Propagation unit i starts when: “START” = ‘1’ AND counter mod 6 = i.  “FINISH” = ‘1’ when: “finish_i” = ‘1’ for all i.

Particle propagation unit GPS/INS Computing System

Single particle propagation data flow Format inputs to 48 bits Calculate trigonometric functions Latitude sin/cos Format trigonometric function output to 48 bits R_E, R_e, R_N calculation Denominator calculation d_longitude denominator d_latitude denominator Dividers d_longitude d_lattitude R_e Particle Propagation GPS Computing System

Propagation flow control GPS Computing System

Solution – Top design GPS/INS Computing System Weight vector Particles propagation unit State estimation unit Estimated State Vector [1..18] Estimated State Vector [1..18] xN Extended State Vector [1..18] Extended State Vector [1..18] Extended State Vector [1..18] Controller

Estimation unit GPS/INS Computing System clock reset New Data In Estimation Ready

Estimation unit GPS/INS Computing System W X

Timing Analysis GPS/INS Computing System  1 particle LATENCY – 50 clock cycles (from “start” to “finish”) of propagation and weighting (according to simulation).  Propagation stage LATENCY – 45 clocks.  Estimation stage LATENCY – 5 clocks.  With a pipeline (Throughput) of 5 clocks, and 6 parallel propagation units : 30,000 particles in 105,050 clocks = = Mhz.

COMMENTS GPS/INS Computing System  NO sin/cos blocks: the design uses a “DUMMY” block with a latency of 30 clocks and no throughput.  The estimation of the quaternion matrix is left to be resolved by another grope (by software). The matrix is part of the design’s output.

MID-Results GPS/INS Computing System According to the initial timing analysis, we will probably be able to meet the timing demands - “with time to spare”.

GPS/INS Computing System What’s Next…

Things to do GPS/INS Computing System  Synthesis.  Simulations and testing on the board.  Final report.

GPS/INS Computing System GANTT