Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
UNIVERSITA’ DEGLI STUDI DI NAPOLI FEDERICO II Luigi Cimmino November 12 th, Tokyo INTERNATIONAL WORKSHOP ON MUON & GEO-RADIATION PHYSICS FOR EARTH.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
ESODAC Study for a new ESO Detector Array Controller.
A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
D EVELOPMENT & T ESTING : ADC BOARD FOR THE P ROMETEO T EST - BENCH MATTHEW SPOOR University of the Witwatersrand HEPP 2015.
Moving NN Triggers to Level-1 at LHC Rates Triggering Problem in HEP Adopted neural solutions Specifications for Level 1 Triggering Hardware Implementation.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.
June 2006Juan A. Valls - FPA Project1 Producción y validación de los RODs Read-Out Driver (ROD)
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
GBT Interface Card for a Linux Computer Carson Teale 1.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.
Algorithms for the ROD DSP of the ATLAS Hadronic Tile Calorimeter
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
LHCb front-end electronics and its interface to the DAQ.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
The ATLAS Global Trigger Processor U. Schäfer Phase-2 Upgrade Uli Schäfer 1.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
FPGAs in ATLAS Front-End Electronics Henrik Åkerstedt, Steffen Muschter and Christian Bohm Stockholm University.
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair, J. Dawson, G. Drake, W. Haberichter, J. Schlereth, M. Abolins, Y. Ermoline, B. G.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
Calorimeter Digitisation Prototype (Material from A Straessner, C Bohm et al) L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Setup, Tests and Results for the ATLAS TileCal Read Out Driver Production J. Alberto Valero Biot IFIC - University of Valencia 12th LECC - September.2006.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
Standard electronics for CLIC module. Sébastien Vilalte CTC
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
Present System Back-end Front End PMT ROS Optical links ADC Pipeline
Production Firmware - status Components TOTFED - status
Update on CSC Endcap Muon Port Card
ETD/Online Report D. Breton, U. Marconi, S. Luitz
DCH FEE 28 chs DCH prototype FEE &
CMS EMU TRIGGER ELECTRONICS
FIT Front End Electronics & Readout
LHCb calorimeter main features
The digital read-out for the CSC system of the TOTEM experiment at LHC
ATLAS Tile Calorimeter Interface The 8th Workshop on Electronics for LHC Experiments, Colmar, 9-13 September 2002 K. Anderson, A. Gupta, J. Pilcher, H.Sanders,
The digital read-out for the CSC system of the TOTEM experiment at LHC
PID meeting Mechanical implementation Electronics architecture
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C. Marín 1, P. Moreno 2, E. Sanchis 1, C. Solans 2, A. Valero 2, J. Valls 2 1 Dept. of Electronic Engineering, Universitat de València, Spain 2 Dept. of Atomic, Molecular and Nuclear Physics, IFIC, Valencia, Spain FrameworkUpgrade in ATLAS OLC Tests Conclusion and future work  Specifications ROD double PU Board format (4.72 in x 6.85 in) ROD double PU Board format (4.72 in x 6.85 in) 12 input channels up to 75 Gbps 12 input channels up to 75 Gbps 12 output channels up to 75 Gbps 12 output channels up to 75 Gbps Optical Link Card Description  Technical details 1 Altera Stratix II GX EP2SGX60E FPGA 1 Altera Stratix II GX EP2SGX60E FPGA 1152 pins 1152 pins 12 high speed 6.375Gbps 12 high speed 6.375Gbps 534 I/Os 534 I/Os 2 SNAP12 connectors ( Gbps) 2 SNAP12 connectors ( Gbps) 1 SFP 1 SFP 12 copper layers 12 copper layers Different thickness of dielectric: 2.5, 4 and 6 mils Different thickness of dielectric: 2.5, 4 and 6 mils Need high capacitance between planes but sufficient thickness for striplines Need high capacitance between planes but sufficient thickness for striplines Over 2000 routes 5 mils width Over 2000 routes 5 mils width Over 2400 vias 10 mils Over 2400 vias 10 mils  Design details Power Integrity techniques Power Integrity techniques Custom Power Distribution Network with FDTIM method Custom Power Distribution Network with FDTIM method High plane capacitance High plane capacitance Proper location for capacitor Proper location for capacitor Signal Integrity techniques Signal Integrity techniques Copper plane removal below coupling capacitor pads Copper plane removal below coupling capacitor pads Via design optimization Via design optimization Low inductance connections Low inductance connections Dielectric material selection Dielectric material selection Shielding lines Shielding lines Ground return vias Ground return vias GBT Implementation  TileCal detector measures the energy of hadrons in ATLAS experiment  TileCal detector is divided in 64 modules in  and 3 sections in z for a total of 256 modules  The readout is carried out using electronic channels which, after digitization, come out of the detector using optical fibers towards the Read Out Driver (ROD) module  ATLAS requires radiation tolerant electronics capable of stable operation for, at least, 10 years  The TileCal phase II upgrade is focused on replacement of most of the readout electronics, including the links between on- and off-detector electronics. This development is driven by the requirements for increased radiation tolerance, and the need to provide the level-1 trigger with more detailed information.  The off-detector electronics consists of the preprocessor and the Read-Out-Drivers (RODs). The pre processor is responsible for receiving the data from the on-detector electronics and preparing it for the level-1 trigger and for the RODs.  The upgrade Phase II of the ATLAS Tile Calorimeter implies a complete redesign of the read-out electronics.  In order to increase radiation tolerance pipelines, derandomizers and L1 trigger preprocessor will be placed within the off-detector electronics.  With this new architecture the data transmission for the read-out is one of the greatest challenges due to the large amount of data transferred out of the detector. Considering a sampling rate of 40Msps, bi-gain transmission, 12-bit samples and a total amount of 9856 channels with redundancy read- out, the complete detector requires a total data bandwidth of around 20Tbps.  The Read-Out Driver functionality would reconstruct the Energy, Phase and Quality Factor at the Level1 rate. The Optimal Filtering algorithm can be implemented with DSP-like slices available in present FPGAs.  The ROD system includes Energy calibration to different units, histogramming and monitoring for different magnitudes, Level 2 trigger algorithms (low Pt muon tagging and total transverse energy computation for a whole slice), data quality checks and raw data compression for offline data re-processing GBT protocol implementation resources occupation GBT protocol implementation resources occupation Instantiation of 1, 2, 4, 8 and 12 GBT links without optimization Instantiation of 1, 2, 4, 8 and 12 GBT links without optimization Architecture of the Upgrade TileCal read-out electronics Read-Out Driver block architecture Test 1: Measurement of latency and maximum data bandwidth Test 1: Measurement of latency and maximum data bandwidth Raw data: 32 bit counter Raw data: 32 bit counter No protocol No protocol 6.25 Gbps per fiber 6.25 Gbps per fiber Latency of 108ns - 17 clock cycles Latency of 108ns - 17 clock cycles Data correlation with Signal Tap Data correlation with Signal Tap Total measured bandwidth of 75 Gbps Total measured bandwidth of 75 Gbps Power consumption W Power consumption W Test 2: 1 link GBT Test 2: 1 link GBT 1 link GBT protocol 1 link GBT protocol Power supply from external supply Power supply from external supply Receiver and transmitter located in different GX transceiver block Receiver and transmitter located in different GX transceiver block 48 hours without errors 48 hours without errors BER of 3.61· with a confidence of 95% BER of 3.61· with a confidence of 95% Total bandwidth of 4.8 Gbps Total bandwidth of 4.8 Gbps Power consumption W Power consumption W Test 3: 12 link GBT Test 3: 12 link GBT 12 link GBT protocol 12 link GBT protocol Power supply from OMB Power supply from OMB Receiver and transmitter located in different GX transceiver block Receiver and transmitter located in different GX transceiver block Internal FIFO compensation needed Internal FIFO compensation needed BER of 6.05· with a confidence of 95% BER of 6.05· with a confidence of 95% Total bandwidth of 57.6 Gbps Total bandwidth of 57.6 Gbps Power consumption W Power consumption W  Block description Configuration unit Configuration unit Power supply unit Power supply unit FPGA FPGA Test bench Test bench IO modules IO modules Thermal management unit Thermal management unit Clock unit Clock unit Timing problems Timing problems Setup and hold required times not met Setup and hold required times not met Errors due to non-synchronization between logic and GX transceivers Errors due to non-synchronization between logic and GX transceivers Timing problems increase with the number of GBT links implemented Timing problems increase with the number of GBT links implemented Solved with FIFO compensation Solved with FIFO compensation FIFO compensation between FPGA logic clock and GX transmitter fixed this problem in OLC FIFO compensation between FPGA logic clock and GX transmitter fixed this problem in OLC Timing requirements not met using optimization 2,3 and 4 Timing requirements not met using optimization 2,3 and 4 First PreROD prototype fully functional and working First PreROD prototype fully functional and working Optical Link Card tested succesfully Optical Link Card tested succesfully Implement up to 12 links GBT protocol in Optical Link 4.8Gbps each one Implement up to 12 links GBT protocol in Optical Link 4.8Gbps each one Ongoing test: OLC working with ROD Ongoing test: OLC working with ROD Test assembly Test assembly OLC connected to OMB as PU OLC connected to OMB as PU OLC with SNAP12 connectors in loopback OLC with SNAP12 connectors in loopback OMB connected to ROD with G-link OMB connected to ROD with G-link OLC purpose OLC purpose Simulate Front End data and sends its to SNAP12 loopback Simulate Front End data and sends its to SNAP12 loopback Send received Front End data to OMB through Mezzanine connectors Send received Front End data to OMB through Mezzanine connectors OMB purpose OMB purpose Send Front End data to ROD through G-link Send Front End data to ROD through G-link Confidence Level for case 2 and 3 Test assembly for 12 links in bld. 175 GX transceiver latency Test assembly for 1 link Resource occupation for OLC FIFO compensation OLC working with ROD scheme Violated setup timing diagram Block diagram Optical Link Card ACES Common ATLAS CMS Electronics Workshop for sLHC 9-11 March, 2011