South SG1 Trigger High Rate Sanghwa Park, Katsuro Nakamura, Yoshimitsu Imazu, and Itaru Nakagawa 1.

Slides:



Advertisements
Similar presentations
Post Run13 MuTR/MuTrig Maintenance 1. Cathode Cable in mis-contact : South Station-1 Oct-5, Gap-2 2.
Advertisements

Ch. 21 Practice.
MuTRG for Run12 RIKEN/RBRC Itaru Nakagawa 1. Run12 Schedule 14 Cryoweeks -> Mid Jan. ~ End of April GeV pp (2+3 weeks) GeV pp (1+6 weeks)?
LSU 06/04/2007Electronics 71 Analog to Digital Converters Electronics Unit – Lecture 7 Representing a continuously varying physical quantity by a sequence.
HCC Analog Monitor HCC Design Review April 24, 2014 Mitch Newcomer Nandor Dressnandt Aditya Narayan Amogh Halergi Dawei Zhang* * Original design work
MuTr/MuTrig Performance of Run13 RIKEN/RBRC Itaru Nakagawa 1.
ADTX Threshold Scan RIKEN/RBRC Itaru Nakagawa 1. Run13 ADTX Threshold Scan March 3, 2013 MUID1D HV=Run12 Nominal Setting MuTrig e-Log entry=#
1 TOF Aging Issues Pre-history Operating history Observations related to gain loss Impact on timing resolution Possible courses of action April 6, 2006.
Calibration for different trigger sources (DT,CSC,RPC) S.Bolognesi for the Torino group (with a big help from M. Dalla Valle) DT Cosmic Analysis meeting.
SPD commissioning Ricci, Míriam, Daniel, Edu, Hugo et al. from 1.
ARA Testbed Efficiency (Rough Cut) November 29 th Ben Rotter.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
MUID Status: General Detector Health In addition to two disabled HV chains there are four other chains (out of a total of 600) that are largely or totally.
Run10 Preparation Status and Issues Itaru Nakagawa RIKEN/RBRC.
MuTr HV Optimization RIKEN/RBRC Itaru Nakagawa 1.
1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.
MAY T10/08-248r0 Considerations for Testing Jitter Tolerance Using the “Inverse JTF” Mask Guillaume Fortin PMC-Sierra.
Run11 MuTrig-FEE Summary RIKEN/RBRC Itaru Nakagawa 1.
PLC Counters. Introduction We use timers to measure the elapsed time between two events. With retentive timers the “run” signal can be turned on and off.
7 Nov 2007Paul Dauncey1 Test results from Imperial Basic tests Source tests Firmware status Jamie Ballin, Paul Dauncey, Anne-Marie Magnan, Matt Noy Imperial.
South SG1 Trigger High Rate Sanghwa Park, Katsuro Nakamura, Yoshimitsu Imazu, and Itaru Nakagawa 1.
MuTR/MuTrig Readiness for Run13 Itaru Nakagawa on Behalf of MuTrig/MuTr Group 1.
LANL FEM design proposal S. Butsyk For LANL P-25 group.
1 S1,N1 Counters RIKEN/RBRC Itaru Nakagawa. 2 Paddle right next to beam pipe.
FVTX Trigger Toru Nagashima, Yomei Fukushima (Rikkyo University) Shoichi Hasegwa (J-Parc) Itaru Nakagawa RIKEN and FVTX Group 1.
L2 Upgrade review 19th June 2007Alison Lister, UC Davis1 XFT Monitoring + Error Rates Alison Lister Robin Erbacher, Rob Forrest, Andrew Ivanov, Aron Soha.
Introduction to High Momentum Trigger in PHENIX Muon Arms RIKEN/RBRC Itaru Nakagawa 中川格 1.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
18 March 2002 All Experimenters’ Meeting Alan L. Stone Louisiana Tech University 1 DØ Status: 03/11 – 03/18 Week integrated luminosity –1.1 pb -1 delivered.
Section 9.1(re-visited)  Making Sense of Statistical Significance  Inference as Decision.
Performance of the PHENIX Muon Identifier Introduction Calibration with cosmic rays Performance in Au+Au collisions Summary Hiroki Sato, Kyoto University.
Performance of PHENIX High Momentum Muon Trigger.
High Multiplicity Trigger Operation Status RIKEN/RBRC Itaru Nakagawa On behalf of Toru Nagashima, Aaron Key, SeYoung Han, Shoichi Hasegawa 1.
1 Onsite Status Itaru Nakagawa RIKEN/RBRC. 2 Schedule.
Performance of PHENIX High Momentum Muon Trigger.
Online Consumers produce histograms (from a limited sample of events) which provide information about the status of the different sub-detectors. The DQM.
LIGO-G9900XX-00-M DMT Monitor Verification with Simulated Data John Zweizig LIGO/Caltech.
Recap Clamp Installation RIKEN/RBRC Itaru Nakagawa 1.
Calorimeter global commissioning: progress and plans Patrick Robbe, LAL Orsay & CERN, 25 jun 2008.
MuTrig-FEE Install Status RIKEN/RBRC Itaru Nakagawa 1.
Run11 MuTrig Performance RIKEN/RBRC Itaru Nakagawa 1.
1 Report on PHENIX work in Apr/May/Jun Kotaro Kijima 大西洋~
Piquet report Pascal, Yuri, Valentin, Tengiz, Miriam Calorimeter meeting 16 March 2011.
Jamaica 11 Jan.8, 2009 Muon Trigger Upgrade at PHENIX RIKEN/RBRC Itaru Nakagawa RIKEN/RBRC Itaru Nakagawa.
1 Installation Status Remaining Issues RIKEN/RBRC Itaru Nakagawa.
Onsite Report Itaru Nakagawa RIKEN/RBRC. Schedule.
Possible Improvement of MUID Performance Itaru Nakagawa, Seyoung Han (RIKEN, Ewha/RIKEN)
MuTrg/Mutr Optimization Yoshi-mitsu Imazu. ● Mutr Lv1 timing scan Adjustment of Lv1 timing Online/Offline shape cut values ● Mutrg threshold scan → Better.
Study of polarized sea quark distributions in polarized pp collisions at sqrt(s)=500GeV with PHENIX Oct. 10, 2008 Tsutomu Mibe (KEK) for the PHENIX collaboration.
1 XCAL LED quality check and time alignment consideration CALO meeting Anatoli Konoplyannikov [ITEP / LAPP] Outline  CALO sub-detector status.
Noise results from SR1 combined SCT barrel tests Summary of some initial results Alan Barr, UCL Pepe Bernabeu, Valencia.
PHENIX Plan for Run13 Kieran Boyle RSC 01/11/20131.
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
Calorimeter Cosmics Patrick Robbe, LAL Orsay & CERN, 20 Feb 2008 Olivier, Stephane, Regis, Herve, Anatoly, Stephane, Valentin, Eric, Patrick.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
MUID BTL Setup May 19, 2014 I. Nakagawa. BLT Check Out Runs Run#ArmPartitionDuration [s] #trigRates [kHz] nroads
Muon Trigger Performance Run12 PP510GeV Sanghwa Park (SNU/RIKEN)
Preparation for Run10 RIKEN/RBRC Itaru Nakagawa. TLD badges (to be replaced every two weeks) Location of dosimeters in MuTr.S St.1 TK361 TK362 TK363 TK364.
The simple linear regression model and parameter estimation
Fabio, Francesco, Francesco and Nicola INFN and University Bari
FVTX High Multiplicity Trigger for Run15
MoNA detector physics How to detect neutrons. Thomas Baumann NSCL.
PADME L0 Trigger Processor
Digital Communication
Noise analysis of the 1m3 DHCal test beam
Status of vers. 5 of the ASD Preamp for MDT Readout (ASDV5) MPI-Milano-Meeting, mar., 14th, 2017 Robert Richter, MPI Munich.
RPC FEE The discriminator boards TDC boards Cost schedule.
PID meeting Mechanical implementation Electronics architecture
Compton Run Liping Gan June 18, 2004.
ASD-TDC joint test with MDT-CSM
Presentation transcript:

South SG1 Trigger High Rate Sanghwa Park, Katsuro Nakamura, Yoshimitsu Imazu, and Itaru Nakagawa 1

OCTANT-1 DIAGNOSIS SG1 Rate~300Hz 40mV Threshold 2

SG1 Chain FPGA MRG ADTX LL1 DCMIF DCM MTP casset MTP fiber FPGA Mask Threshold 3

Octant-1 Diagnostic Exams Exam SG1LL1 rate 1Mask at LL10>= LL1 2 Fiber swap w/ oct2 at LL1 and FPGA Ch2 -> 300Hz>LL1 or FPGA 3Fiber swap w/oct2 at LL1 4MTP fiber swap w/ spare300HzMTP fiber is OK 5MPT casset swap300HzMTP casset is OK 6MRG board swap w/ spare300HzMRG is OK 7FPGA down grade0 8ADTX fiber swap w/ ch2Ch1:1kHz, Ch2:0< MRG 9Threshold 100mV0 makes sense if ghost trigger is produced proportional to input rate 10Random TriggerNormalDCMIF chain is OK 4

FPGA down grade Run#FPGASG1 Rate mrg_prom021.xsvf mrg_prom036.xsvf300Hz

Threshold Scan Threshold change every stations all together. Threshold change every stations all together. Threshold [mV] SG1_South Rate [Hz] The threshold scan result indicates clear threshold dependence. The slope somewhat gets shallow between 30mV to 60mV. Compared to North, South rate responses quite shallow and not normal response. Plot by Dahee Threshold change only station-3a MRG#80 (rests are fixed at 40mV). Threshold change only station-3a MRG#80 (rests are fixed at 40mV). North 6

How do we explain threshold results? 7 FPGA MRG ADTX LL1 DCMIF DCM MTP casset MTP fiber FPGA Mask Threshold 40mV 10mV 40mV 10mV 40mV 10mV x10 x If ghost trigger is issued downstream of LL1/DCMIF split, then mask at MRG wouldn’t affect. If the magnification is proportional to hit rates at ADTX, then mask should shuts off ghost rates.

Difference between Previous and Current MRG FPGA code Previous (mrg_prom021.xsvf) Current (mrg_prom036.xsvf) Process Speed ~ 10ns faster Minimize  t between stations  t (St3 – St1) ~ 20ns  t (St2 – St1) ~ 8ns Beam Clock Counter Employ Counter from ADTX Employ Counter within MRG Error Detection No Error Detection of ADTX channel by channel Error Detection of ADTX channel by channel 8 Upgrade : March 28, 2012 Run12: March 18 ~ April 18, 2012

OCTANT-3 DIAGNOSIS High Rate Excursion of ~18min. Interval 9

SG1 Octant-3 High Rate Excursion Plot by SeYoung (Ewha University) Frequency stays reasonably constant, whereas amplitudes vary by factor of 6 or so. 100kHz 10

11

Down grading to previous MRG FPGA SG1 South Rate [Hz] Previous FPGACurrent FPGA So far no high rate excursion observed with previous FPGA code. 12

When did this started? 13 FPGA Upgrade (Mar. 28, 2012) FPGA Upgrade (Mar. 28, 2012) - runtype: CALIBRATION data - triggerconfig: PP510Run12_Cosmic - run time > 10 min - MUIDLL1_N1D||S_1D trigger enabled. 40kHz S_SG1 rate Octant-3 Threshold=20mV for Cosmic Runs. Run Rate[kHz]

Run13 Threshold Response of Octant-1 North South Run12 Octant-1 Cosmic SG1~50kHz Run12 Octant-1 Physcs SG1~1kHz Plot by Dahee (Ewha University) 14 Run12 Cosmic Rate ~40kHz is consistent with present measurement. Physics run was operated at 30mV and likely to be operated around 1kHz.

Time dependent rate in Run12 Cosmic 15 mrg_prom021 mrg_prom036 S_SG1 Rate No indication of Oct-3 High rate excursion. Hidden under Oct-1 40kHz? Need Time dependent LL1SG1 rate Oct-by-Oct -> Josh developed in the past?

Question SG1 has been running with current FPGA code the last half of Run12. Have these high rate there since then? Possibility to have been overlooked cannot be rejected at this moment, because only SG1xBBCLL1 was available in GL1 and not SG1 solo in Run12 physics data taking. Look for cosmic runs (should have SG1 solo in the trigger bit). 16

Summary So far down grading MRG fpga code will cure the high ghost trigger rates issue. 17

MRG_PROM021.XSVF Performance of Previous MRG FPGA Code Running in OCTANT-1 18

MUID1D trigger samples (HV on) 19

MUID1D trigger samples (HV on) 20

MUID1D trigger (HV on) Octant-3 masked off at LL1 LL1 width=3 100%! ~100%! 1.Oct3,7>Oct2,4,6,8>Oct1,5 2.LL1/EMU=100% 3.EMU/LL1=100% Oct3,7>Oct2,4,6,8>Oct1,5! 21

MRG_PROM036.XSVF 22

Threshold Response of SG1.S Rate The threshold dependence doesn’t necessarily indicates the origin of ghost trigger to be upstream of MRG. Suppose origin of the ghost rate exists downstream of MRG, then its won’t be affected by the threshold, however St-1 and St-2 hits are affected by the threshold. As a consequence, SG1 trigger also affected by taking coincidence St1xSt2xSt3. The threshold should be changed only at Octant-1, Station3 MRG3a in order to test the response of SG1 trigger rate with respect to the problematic channel. 23

SG1 Self Trigger 24

25

26

Acknowledgement Thank you for Sarah, Arbin, Francesca and John for helping us diagnosis the origin of high rate issue on South SG1. 27

BACKUP 28

MRG LL1 GL1 Oct-3 Excursion yes ADTX Oct-1 HighRate yes MRG LL1 GL1 no ADTX no ✖ mask MRG LL1 GL1 no ADTX ✖ mask Logic Test yes no yes no MRG LL1 GL1 no ADTX ✖ High Threshold yes no 10-13min no yes ~60min no 29