South SG1 Trigger High Rate Sanghwa Park, Katsuro Nakamura, Yoshimitsu Imazu, and Itaru Nakagawa 1.

Slides:



Advertisements
Similar presentations
Post Run13 MuTR/MuTrig Maintenance 1. Cathode Cable in mis-contact : South Station-1 Oct-5, Gap-2 2.
Advertisements

MuTRG for Run12 RIKEN/RBRC Itaru Nakagawa 1. Run12 Schedule 14 Cryoweeks -> Mid Jan. ~ End of April GeV pp (2+3 weeks) GeV pp (1+6 weeks)?
HCC Analog Monitor HCC Design Review April 24, 2014 Mitch Newcomer Nandor Dressnandt Aditya Narayan Amogh Halergi Dawei Zhang* * Original design work
MuTr/MuTrig Performance of Run13 RIKEN/RBRC Itaru Nakagawa 1.
ADTX Threshold Scan RIKEN/RBRC Itaru Nakagawa 1. Run13 ADTX Threshold Scan March 3, 2013 MUID1D HV=Run12 Nominal Setting MuTrig e-Log entry=#
SPD commissioning Ricci, Míriam, Daniel, Edu, Hugo et al. from 1.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Oct, 3, 2007.
Far Detector Data Quality Andy Blake Cambridge University.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
South Arm FEE Performance Prior to Au run, all FEMs installed and working. Currently, 157 of 168 FEMs read out useful data. = 93.5% operational FEM losses:
ARA Testbed Efficiency (Rough Cut) November 29 th Ben Rotter.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
Run 2 Upgrade of the ATLAS Minimum Bias Trigger Scintillators Rachel Hyneman, College of William & Mary Advisor: Antonio Sidoti, Instituto Nazionale di.
MUID Status: General Detector Health In addition to two disabled HV chains there are four other chains (out of a total of 600) that are largely or totally.
UM PPS Lab Activities - HV Readout Long Run - Single Source Saturation Test PPS meeting April 30, 2012.
Optical Alignment System (OASys) Masters Thesis of Yuki Ikeda Rikkyo University Presented by Itaru Nakagawa RIKEN/RBRC 1.
Run10 Preparation Status and Issues Itaru Nakagawa RIKEN/RBRC.
MuTr HV Optimization RIKEN/RBRC Itaru Nakagawa 1.
Time Meeting 2/3/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
Debugging of M2-M5 G. Passaleva. 11/02/2009 Muon System mini review G. Passaleva 2 outline Short summary of Muon readout channel organization Connectivity.
Run11 MuTrig-FEE Summary RIKEN/RBRC Itaru Nakagawa 1.
7 Nov 2007Paul Dauncey1 Test results from Imperial Basic tests Source tests Firmware status Jamie Ballin, Paul Dauncey, Anne-Marie Magnan, Matt Noy Imperial.
String-18 New-DAQ Commissioning Azriel Goldschmidt AMANDA Collaboration Meeting Berkeley, March 2002.
South SG1 Trigger High Rate Sanghwa Park, Katsuro Nakamura, Yoshimitsu Imazu, and Itaru Nakagawa 1.
MuTR/MuTrig Readiness for Run13 Itaru Nakagawa on Behalf of MuTrig/MuTr Group 1.
LANL FEM design proposal S. Butsyk For LANL P-25 group.
TPAC1.1 Progress JC: Dec 8 th. Laser No further investigation of odd scans on V1.1 De-ionizing filter needs replacing – On order… Bulb needs replacing.
1 S1,N1 Counters RIKEN/RBRC Itaru Nakagawa. 2 Paddle right next to beam pipe.
Triggering with the RPD E. Burtin, CEA-Saclay COMPASS Hadron run trigger meeting, Feb. 12, 2008.
Run13 MUID Hit Efficiency RIKEN/RBRC Itaru Nakagawa 1.
L2 Upgrade review 19th June 2007Alison Lister, UC Davis1 XFT Monitoring + Error Rates Alison Lister Robin Erbacher, Rob Forrest, Andrew Ivanov, Aron Soha.
MuTr Shutdown Work Rusty Towell for And JUNE 22, 2004 at the Muon Physics and Forward Upgrades Workshop.
4 th Workshop on ALICE Installation and Commissioning January 16 th & 17 th, CERN Muon Tracking (MUON_TRK, MCH, MTRK) Conclusion of the first ALICE COSMIC.
Tracker Timing and ISIS RF Edward Overton 1. At CM32… 2 Had done some preliminary checks on the ISIS RF. Was beginning to think about how to handle the.
Introduction to High Momentum Trigger in PHENIX Muon Arms RIKEN/RBRC Itaru Nakagawa 中川格 1.
Performance of the PHENIX Muon Identifier Introduction Calibration with cosmic rays Performance in Au+Au collisions Summary Hiroki Sato, Kyoto University.
Performance of PHENIX High Momentum Muon Trigger.
High Multiplicity Trigger Operation Status RIKEN/RBRC Itaru Nakagawa On behalf of Toru Nagashima, Aaron Key, SeYoung Han, Shoichi Hasegawa 1.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
1 Onsite Status Itaru Nakagawa RIKEN/RBRC. 2 Schedule.
Integration and commissioning of the Pile-Up VETO.
UM PPS Lab Activities Mid-size Panel Tests PPS meeting January 15, 2012 Claudio, Curtis, Dan, Ethan, Riley.
Performance of PHENIX High Momentum Muon Trigger.
Online Consumers produce histograms (from a limited sample of events) which provide information about the status of the different sub-detectors. The DQM.
Calorimeter global commissioning: progress and plans Patrick Robbe, LAL Orsay & CERN, 25 jun 2008.
MuTrig-FEE Install Status RIKEN/RBRC Itaru Nakagawa 1.
Run11 MuTrig Performance RIKEN/RBRC Itaru Nakagawa 1.
1 Report on PHENIX work in Apr/May/Jun Kotaro Kijima 大西洋~
Piquet report Pascal, Yuri, Valentin, Tengiz, Miriam Calorimeter meeting 16 March 2011.
Jamaica 11 Jan.8, 2009 Muon Trigger Upgrade at PHENIX RIKEN/RBRC Itaru Nakagawa RIKEN/RBRC Itaru Nakagawa.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
1 Installation Status Remaining Issues RIKEN/RBRC Itaru Nakagawa.
Onsite Report Itaru Nakagawa RIKEN/RBRC. Schedule.
Possible Improvement of MUID Performance Itaru Nakagawa, Seyoung Han (RIKEN, Ewha/RIKEN)
MuTrg/Mutr Optimization Yoshi-mitsu Imazu. ● Mutr Lv1 timing scan Adjustment of Lv1 timing Online/Offline shape cut values ● Mutrg threshold scan → Better.
Study of polarized sea quark distributions in polarized pp collisions at sqrt(s)=500GeV with PHENIX Oct. 10, 2008 Tsutomu Mibe (KEK) for the PHENIX collaboration.
1 XCAL LED quality check and time alignment consideration CALO meeting Anatoli Konoplyannikov [ITEP / LAPP] Outline  CALO sub-detector status.
Noise results from SR1 combined SCT barrel tests Summary of some initial results Alan Barr, UCL Pepe Bernabeu, Valencia.
PHENIX Plan for Run13 Kieran Boyle RSC 01/11/20131.
MUID BTL Setup May 19, 2014 I. Nakagawa. BLT Check Out Runs Run#ArmPartitionDuration [s] #trigRates [kHz] nroads
Muon Trigger Performance Run12 PP510GeV Sanghwa Park (SNU/RIKEN)
Preparation for Run10 RIKEN/RBRC Itaru Nakagawa. TLD badges (to be replaced every two weeks) Location of dosimeters in MuTr.S St.1 TK361 TK362 TK363 TK364.
Calibration Instructions for Quarknet Cosmic Ray Detector
FVTX High Multiplicity Trigger for Run15
Noise analysis of the 1m3 DHCal test beam
Status of vers. 5 of the ASD Preamp for MDT Readout (ASDV5) MPI-Milano-Meeting, mar., 14th, 2017 Robert Richter, MPI Munich.
Update on TB 2007 Xtal Irradiation Studies at H4
RPC FEE The discriminator boards TDC boards Cost schedule.
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

South SG1 Trigger High Rate Sanghwa Park, Katsuro Nakamura, Yoshimitsu Imazu, and Itaru Nakagawa 1

OCTANT-1 DIAGNOSIS SG1 Rate~300Hz 40mV Threshold 2

SG1 Chain FPGA MRG ADTX LL1 DCMIF DCM MTP casset MTP fiber FPGA Mask Threshold No indication of high fake hits in DCM data.

Octant-1 Diagnostic Exams Exam SG1LL1 rate 1Mask at LL10>= LL1 2 Fiber swap w/ oct2 at LL1 and FPGA Ch2 -> 300Hz>LL1 or FPGA 3Fiber swap w/oct2 at LL1 4MTP fiber swap w/ spare300HzMTP fiber is OK 5MPT casset swap300HzMTP casset is OK 6MRG board swap w/ spare300HzMRG is OK 7MRG FPGA down grade0 8ADTX fiber swap w/ ch2Ch1:1kHz, Ch2:0< MRG 9Threshold 100mV0 makes sense if ghost trigger is produced proportional to input rate 10Random TriggerNormalDCMIF chain is OK 4 Not yet done

Difference between Previous and Current MRG FPGA code Previous (mrg_prom021.xsvf) Current (mrg_prom036.xsvf) Process Speed ~ 10ns faster  t (St3 – St1) ~ 20ns  t (St2 – St1) ~ 8ns Minimize  t between stations Beam Clock Counter Employ Counter from ADTX Employ Counter within MRG Error Detection Memorize which ADTX channel cause the error 5 Upgrade : March 28, 2012 Run12: March 18 ~ April 18, 2012

Down grade FPGA Running with previous FPGA code quenches ghost SG1 trigger. At this moment, we are in the middle of second iteration to confirm the reproducibility. Each iteration we repeated start/stop run a couple ~ several times. So far, measurements are consistent. – Previous (mrg_prom021.xsvf) : 40mV – Current (mrg_prom036.xsvf) : 40mV 6

Threshold Scan Threshold change every stations all together. Threshold change every stations all together. Threshold [mV] SG1_South Rate [Hz] The threshold scan result indicates clear threshold dependence. The slope somewhat gets shallow between 30mV to 60mV. Compared to North, South rate responses quite shallow and not normal response. Plot by Dahee Threshold change only station-3a MRG#80 (rests are fixed at 40mV). Threshold change only station-3a MRG#80 (rests are fixed at 40mV). North 7

How do we explain threshold results? 8 FPGA MRG ADTX LL1 DCMIF DCM MTP casset MTP fiber FPGA Mask Threshold 40mV 10mV 40mV 10mV 40mV 10mV x10 x Ghost trigger is issued at LL1 line downstream of LL1/DCMIF split, thus never appear in DCM. The magnification is proportional to hit rates sent from ADTX.

MRG_PROM021.XSVF Performance of Previous MRG FPGA Code Running in OCTANT-1 9

MUID1D trigger samples (HV on) 10

MUID1D trigger samples (HV on) 11

MUID1D trigger (HV on) Octant-3 masked off at LL1 LL1 width=3 100%! ~100%! 1.Oct3,7>Oct2,4,6,8>Oct1,5 2.LL1/EMU=100% 3.EMU/LL1=100% Oct3,7>Oct2,4,6,8>Oct1,5! 12

OCTANT-3 DIAGNOSIS High Rate Excursion of ~18min. Interval 13

Long Time Monitoring Excursion 14

Down grading to previous MRG FPGA SG1 South Rate [Hz] Previous FPGACurrent FPGA So far no high rate excursion observed with previous FPGA code. 15

When did this started? 16 FPGA Upgrade (Mar. 28, 2012) FPGA Upgrade (Mar. 28, 2012) - runtype: CALIBRATION data - triggerconfig: PP510Run12_Cosmic - run time > 10 min - MUIDLL1_N1D||S_1D trigger enabled. 40kHz S_SG1 rate Octant-3 Threshold=20mV for Cosmic Runs. Run Rate[kHz]

Run13 Threshold Response of Octant-1 North South Run12 Octant-1 Cosmic SG1~50kHz Run12 Octant-1 Physcs SG1~1kHz Plot by Dahee (Ewha University) 17 Run12 Cosmic Rate ~40kHz is consistent with present measurement. Physics run was operated at 30mV and likely to be operated around 1kHz.

Time dependent rate in Run12 Cosmic 18 mrg_prom021 mrg_prom036 S_SG1 Rate No indication of Oct-3 High rate excursion. Hidden under Oct-1 40kHz? Need Time dependent LL1SG1 rate Oct-by-Oct -> Josh developed in the past?

Octant-1 Diagnosis Station-1, Station-2 Mask Station-3b (done) Chip scope measurement using LL1 fire as trigger of chip scope Check the communication between MRG and LL1. How we know the communication error? Check the timing alignment error. Play with delay scan level-1 internal clock.(require LL1 FPGA modification) Perform MRG (process) delay scan (all stations at once) more precisely (to find the timing when LL1 started to fail align), 19

Summary So far high rates in both Oct-1 and Oct-3 are both disappears with down graded MRG FPGA code. Whether we run with mixed two FPGA code? Down grade all octants? Confirm stability using cosmic as long as possible. 20

MRG_PROM036.XSVF 21

Threshold Response of SG1.S Rate The threshold dependence doesn’t necessarily indicates the origin of ghost trigger to be upstream of MRG. Suppose origin of the ghost rate exists downstream of MRG, then its won’t be affected by the threshold, however St-1 and St-2 hits are affected by the threshold. As a consequence, SG1 trigger also affected by taking coincidence St1xSt2xSt3. The threshold should be changed only at Octant-1, Station3 MRG3a in order to test the response of SG1 trigger rate with respect to the problematic channel. 22

SG1 Self Trigger 23

24

25

26

Acknowledgement Thank you for Sarah, Arbin, Francesca and John for helping us diagnosis the origin of high rate issue on South SG1. 27

BACKUP 28

MRG LL1 GL1 Oct-3 Excursion yes ADTX Oct-1 HighRate yes MRG LL1 GL1 no ADTX no ✖ mask MRG LL1 GL1 no ADTX ✖ mask Logic Test yes no yes no MRG LL1 GL1 no ADTX ✖ High Threshold yes no 10-13min no yes ~60min no 29

FPGA down grade Run#FPGASG1 Rate mrg_prom021.xsvf mrg_prom036.xsvf300Hz