DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation VHDL RF & MW: Radio Frequency & Microwave Extensions to VHDL for Mixed Signal.

Slides:



Advertisements
Similar presentations
UNIT 8: Synthesis Basics
Advertisements

ENEL111 Digital Electronics
Introduction To VHDL for Combinational Logic
Computer Communication & Networks Lecture # 06 Physical Layer: Analog Transmission Nadeem Majeed Choudhary
F ACULTY OF C OMPUTER S CIENCE & E NGINEERING Chapter 03. Spread Spectrum Technologies.
IC Interconnect Modeling Dr. Paul Van Halen PROBLEM  Resistive, capacitive and inductive effects in circuit interconnect.
VHDL-AMS VHDL-Analog and Mixed Signal Extensions.
Doc.: IEEE /0545r1 Submission May 2015 Integrated Long Range Mode Date: Slide 1 Author:
Wireless Systems Instructional Design. Computer Science Electrical Engineering What is this course about? PHYLinkNetworkApplicationSpectrum.
RF Signal Wireless Test Lab Weekly Report 1: Objective: Familiarize all group members with RF wireless transmission capabilities and components.
1 Summary of SDR Analog radio systems are being replaced by digital radio systems for various radio applications. SDR technology aims to take advantage.
MSR AG VHDL-AMS, 10/07/00 Requirements, goals, and tasks of MSR Working Group VHDL-AMS.
Doc.: IEEE wng0 Submission January, 2015 Shoichi Kitazawa, ATRSlide 1 Project: IEEE P Working Group for Wireless Personal Area.
Doc.: IEEE /0023r1 Submission March 2010 Rich Kennedy, Research In MotionSlide 1 Ofcom 600 MHz Consultation Questions Date: Authors:
Doc.: IEEE /168r0 Submission March 2001 Stephen Berger, TEM Consulting Slide 1 Project: IEEE P Working Group for Wireless Personal Area.
Analog and Mixed-Signal Modeling with VHDL-AMS Abdulhadi Shoufan and Sorin Alexander Huss EWME A. Shoufan Slide 1 ISS.
Verilog HDL: A solution for Everybody By, Anil Kumar Ram Rakhyani
Standards Coordinating Committee 20 on Test and Diagnosis for Electronic Systems Slide 1 SCC20 Liaison Report Dr. John W. Sheppard CS SAB Meeting November.
Lecture 7: Requirements Engineering
ASHOR CHIRACKAL MICHELLE TAN IMRAN BUTT LUKE LEHMAN CLIENT: MR. JOSH UNDERWOOD, ASC ADVISOR: DR. TIM BIGELOW ISU SODAR Team sddec
CR-SMASH CR-SMASH for MEMS simulation on UNIX-SUN and HP The semiconductor industry is now mixing electronic circuitry with mechanical and power devices.
Wireless Communication Technologies 1 Phase noise A practical oscillator does not produce a carrier at exactly one frequency, but rather a carrier that.
Ashenden Designs IEEE DASC Steering Committee 19 February 2004 Paris, France Peter Ashenden DASC Chair.
1 LTE standards Status for this work in 3GPP and what next for the Future Francois COURAU 3GPP TSG RAN Chairman.
ENQ Semiconductor Inc. Delivering on the promise of /ZigBee Open House June 3, 2003.
Doc.: IEEE /1062r0 Submission Zhendong Luo, CATR September 2010 RF Feasibility of 120 MHz Channelization for China Date: Authors: Slide.
Ashenden Designs The IEEE Design Automation Standards Committee Peter J. Ashenden, Ashenden Designs DASC Vice Chair
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
Users, information technology and standardised description in a non-standardised world Geoffrey Yeo UCL School of Library, Archive and Information Studies.
EE121 John Wakerly Lecture #17
Doc.: IEEE /0127r0 Submission January 2009 John R. Barr, Motorola, Inc.Slide 1 Bluetooth AFH and IEEE Date: Authors:
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
1 ® ® Agenda 8:30 a.m.Introduction to The MathWorks, Xilinx, and Avnet 9:00 a.m.Video System Design with Simulink 9:45 a.m.Break 10:00 a.m.FPGA Implementation.
Doc.: IEEE /0034r0 Submission January 2007 Slide 1 Soo-Young Chang, Huawei Technologies Simulation Results for Spectral Correlation Sensing with.
Hardware Description Languages ECE 3450 M. A. Jupina, VU, 2014.
Doc.: IEEE /0958r0 Submission September 2005 Knut Evensen, Q-Free ASASlide 1 ETSI-TG37-liaison-report-september-2005 Notice: This document has.
An Overview CS341 Digital Logic and Computer Organization F2003.
NPSTC is a federation of organizations whose mission is to improve public safety communications and interoperability through collaborative leadership.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
WUR Phase Noise Model Follow-Up
Fundamentals of Information Systems, Sixth Edition
Digital System Design An Introduction to Verilog® HDL
Mixed-Digital/Analog Simulation and Modeling Research
Topics Modeling with hardware description languages (HDLs).
Spirent: GNSS Testing SERFA 2016.
<month year> IEEE P xxxx g July 2009
Structural style Modular design and hierarchy Part 1
FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM
January, 2015 Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: [Overview of TG4s Spectrum Resource Usage]
Topics Modeling with hardware description languages (HDLs).
<month year> IEEE P xxxx g July 2009
Lecture 1.3 Hardware Description Languages (HDLs)
Bandwidth Indication Design for 120MHz
Bandwidth Indication Design for 120MHz
120MHz channelization solution
C/SI SISO SAC PAR Status as of 5 May 2016
January 19 March 2009 Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: European Regularity Considerations.
Summary of FCC’s Cognitive Radio Proceeding
Overview of ETS in Committee T1
Phase Rotation for the 80 MHz ac Mixed Mode Packet
Phase Rotation for the 80 MHz ac Mixed Mode Packet
Preamble for 120MHz Date: Authors: Nov, 2010 Month Year
Consideration on 320MHz Bandwidth and 16 Spatial Streams
February 2010 Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: [Initiative to enable to operate.
Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: [Regulatory Update in Europe for Gigabit Application.
TGT Conductive Test Environment
May 19 March 2009 Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: European Regularity Considerations.
Channelization for China’s Spectrum
TGT Conductive Test Environment
RF Feasibility of 120 MHz Channelization for China
Presentation transcript:

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation VHDL RF & MW: Radio Frequency & Microwave Extensions to VHDL for Mixed Signal Design & Verification John Willis Chair: VHDL-RF/MW FTL Systems UK Limited Chilworth, England

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation Who Needs VHDL-RF/MW? * Telecommunications designers * Navigation system designers * High-speed digital systems designers * Test equipment users & designers

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation Modeling Characteristics KHz, MHz: “Radio Frequency” GHz: “Microwave” Interconnects are active components (rather than state or managed queues) Parasitic & noise interactions critical to modeling system behavior (need to efficiently model meaningful artifacts) Some components naturally modeled in frequency domain (rather than time domain). System components operate at dramatically different time-scales (seconds through optical frequencies)

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation Language Basis VHDL delivers constructive framework: types, concurrency (~upward compatible) VHDL-AMS delivers simultaneous systems of equations (~upward compatible) Verilog/Verilog-AMS inter-operability required (need to support legacy) Microwave Hardware Description Language (MHDL) provides important technical and cultural legacy (good ideas, minimal impact).

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation Process Project Authorization Request in process Current phase: requirements gathering Initial language design (due June, 2001) Realistically expect ballot.

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation PAR Statement... Define language extensions to IEEE Std and needed to model component and system characteristics of KHz, Mhz and GHz mixed-signal systems.

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation Why not VHDL/Verilog-AMS? VHDL/Verilog-AMS are well-suited to lumped parameter, low-frequency systems. For RF and MW systems, they do not model critical system aspects needed for rapid, successful system design.

DASC/DATC February 2001 Technology Leader in Mixed-Signal System Simulation Further Information Contact chair: John Willis Group Reflector: