Testing results of PXL RDO board JTAG daisy chain

Slides:

Advertisements

Similar presentations

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.

Advertisements

L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.

Stack Light 855T Julian E. Palacios 5/8/2007. Typical DeviceNet Configuration A DeviceNet Network supports multiple Stack Light devices and allows them.

LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.

March 2008 ALQ155 AAG Clinic ALQ155 AAG Conversion Clinic Team Members David Gedge Nate Decker William Sackett Spencer LittleAdvisors Dr. Priyank.

L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.

PXL RDO System Requirements And meeting goals 11/12/2009BNL_CD-1_SENSOR_RDO - LG1.

V. Filimonov, T. Hemperek, F. Hügging, H. Krüger, N. Wermes

Design Kit. CoolRunner-II RealDigital CPLDs Advanced.18  process technology JTAG In-System Programming Support – IEEE 1532 Compliant Advanced design.

L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.

Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.

BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.

Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.

FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.

Remote Activation of Appliances Using USB Interfaces Vanessa Cox Chris Hydak Kaori Wada.

Downloading to Altera Nios Development Kit CSCE 488 Witawas Srisa-an.

Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.

Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.

v8.2 System Generator Audio Quick Start

GND HALT TDI_1 TCK TMS VREF TDO_10 Signal distribution on the JTAG cable.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

PXL Electronics Status update for HFT TC meeting on May 11, 2010 at LBNL 1HFT TC 05/11/ LG.

L. Greiner 1PXL BNL Safety Review– September 26, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal.

FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.

FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved Basic FPGA Configuration Part 1.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.

Tutorial 2: Introduction to ISE 14.6 (revised by khw)

L. Greiner 1HFT PXL BNL FTF– September 27, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR Hardware Prototyping Status.

Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.

Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.

Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.

Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.

1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.

Understanding Data Acquisition System for N- XYTER.

Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.

1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.

LAB #2 Xilinix ISE Foundation Tools Schematic Capture “A Tutorial”

Working with Xilinx Spartan 3 Embedded Systems Lab 2009.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Getting Started with Lab 1 ECE 4401 Digital Design Lab 1.

CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

Introduction to ECE 255 Lab Cheng Cheng, Teaching Assistant Department of EECS University of Tennessee.

11 EENG 1920 Introduction to VHDL. 22 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

Introduction to Labs Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

© Copyright 2010 Xilinx ML605 MultiBoot Design May 2010 © Copyright 2010 Xilinx XTP043.

1 Hardware Tests of Compute Node Carrier Board Hao Xu IHEP, CAS.

Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.

How to use ISE Dept. of Info & Comm. Eng. Prof. Jongbok Lee.

全面推开营业税改征增值税试点政策培训. 什么是营改增？ “营改增”中的“营”指的是营业税，“ 增”指的是增值税。对大多数企业来说，增值税所带来的税负远低于营业税。减税本身就是积极的财政政策。营改增所实现的减税，不仅规模大、范围广，它本质上是一种“结构性减税”，从而构成“结构性改革”攻坚战中的实招。

Cmod A7 Breadboardable Artix-7 FPGA Module

Jeremy Sandoval University of Washington May 14, 2013

Maj Jeffrey Falkinburg Room 2E46E

Irradiation Tests at UC Davis on May 5, 2017 M. Matveev, W

The STAR Heavy Flavor Tracker PXL detector readout electronics

Novosibirsk, September, 2017

Programming and Debugging with the Dragon and JTAG

The first change to your project files that is needed is to change the device to the correct FPGA. This is done by going to the Assignments tab on the.

Implementing VHDL Modules onto Atlys Demo Board

ECE 4110–5110 Digital System Design

Is it no problem to use like that?

USB Error Message For An Epson Printer

Future Designs, Inc. Your Development Partner

Wireless Embedded Systems

Presentation transcript:

Testing results of PXL RDO board JTAG daisy chain Initial design Fiber USB Fiber USB Digilent USB - JTAG PC RDO board Schematic for Digilent USB-JTAG module PCB

Schematic for the PXL RDO Board JTAG daisy-chain cable

Initial testing with Digilent board: This is the first opportunity to test the full compliment of 10 RDO boards. Initial tests with the Digilent JTAG board to individual RDO boards have been and continue to be successful. Tested at different JTAG frequencies from default (6MHz) to lowest using ISE Impact 14.5 Tested for 4, 6, 8, 10 boards (using board bypass switches on the JTAG cable) All tests failed – errors were Wrong number of devices found Devices not recognized Only some devices recognized PXL JTAG Daisy-chain cable Digilent USB-JTAG board

Since the Digilent module based design did not work for multiple boards, we tried the standard Xilinx programmer. All RDO boards correctly recognized. Configuration of individual boards successful in positions 5 and 10. Flash configuration not tested. Xilinx USB-JTAG programmer

Successful 10 RDO board JTAG daisy-chain using Xilinx USB programming module and PXL JTAG chain cable.