IEEE 1394 A high-speed computer I/O serial bus CASI / ELEC 98 By Rachad ALAO Ecole Nationale Supérieure des Télécommunications

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Computer Organization and Architecture Input/Output.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
1 6/22/ :39 Chapter 9Fiber Channel1 Rivier College CS575: Advanced LANs Chapter 9: Fibre Channel.
Input/Output.
IEEE 1394 / FireWire Nick Pennella 4/17/03. Introduction  -Originally Created by Apple and standardized as IEEE1394 in 1995  -Was intended to be used.
USB – An Overview Group 3 Kaushik Nandha Bikram What is the Universal Serial bus (USB)? Is a cable bus that supports data exchange between a host computer.
USB 2.0 INTRODUCTION NTUT CSIE 學 生:許家豪 指導教授:柯開維教授.
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
Universal Serial Bus USB Instant connection of external devices No adapter cards needed Mouse, joysticks, thumbnail drives PC standard Megabits.
Module I Overview of Computer Architecture and Organization.
Computer Architecture Lecture 08 Fasih ur Rehman.
Kristian Naess Qicai Guo Roy Torres Mark Bacchus Yue Kun Alberto Chestaro.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
IEEE-1394 Data Link Design Review Sherry Womack Erik Pace ECE 4040 Dr. Martin Brooke.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
1 Input/Output. 2 Principles of I/O Hardware Some typical device, network, and data base rates.
Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
CHAPTER 11: Modern Computer Systems
Design and Performance Evaluation of a New
1 Chapter Overview Understanding Expansion Buses Configuring Expansion Cards Cables and Connectors.
The University of New Hampshire InterOperability Laboratory Introduction To PCIe Express © 2011 University of New Hampshire.
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
Microprocessor-based Systems
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Internetworking An internetwork is typically comprised of many physical networks over which data travels There are many different types of physical networks:
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
A Comparative Study of the Linux and Windows Device Driver Architectures with a focus on IEEE1394 (high speed serial bus) drivers Melekam Tsegaye
1 CHAPTER 8 TELECOMMUNICATIONSANDNETWORKS. 2 TELECOMMUNICATIONS Telecommunications: Communication of all types of information, including digital data,
Computer Architecture Part IV-B: I/O Buses. Chipsets Intelligent bus controller chips found on the motherboard Enable higher speeds on one or more buses.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
MBG 1 CIS501, Fall 99 Lecture 18: Input/Output (I/O): Buses and Peripherals Michael B. Greenwald Computer Architecture CIS 501 Fall 1999.
ECE 526 – Network Processing Systems Design Computer Architecture: traditional network processing systems implementation Chapter 4: D. E. Comer.
Chapter5: Input/Output (I/O).
Organisasi Sistem Komputer Materi VIII (Input Output)
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
PART 7 CPU Externals CHAPTER 7: INPUT/OUTPUT 1. Input/Output Problems Wide variety of peripherals – Delivering different amounts of data – At different.
1 Chapter 2 Central Processing Unit. 2 CPU The "brain" of the computer system is called the central processing unit. Everything that a computer does is.
Background Report 1394b:Optoelectronic Data Communications ECE 4006C Tiffany Lovett Tornya Moore Mareisha Winters January 31, 2002.
IEEE 1394b Real-Time Systems Lab. 박 준 호. Real Time Systems Lab. Contents IEEE 1394 Overview IEEE 1394 Specifications P1394a, P1394b, P1394.1, OHCI IEEE.
1394 H/W and OHCI Gi-Hoon Jung. 2002/01/162 Agenda Overview of the VITANA board OHCILynx PCI-based Host Controller Overview of the OHCI Spec.
Computer Architecture
Computer Organization and Architecture Chapter 7 Input/Output.
Native Command Queuing (NCQ). NCQ is used to improve the hard disc performance by re-ordering the commands send by the computer to the hard disc drive.
William Stallings Computer Organization and Architecture 6th Edition
Chapter 6 Input/Output Organization
Unit- 3 Chapter 7 Input/Output.
William Stallings Computer Organization and Architecture 7th Edition
Chapter Overview Understanding Expansion Buses
Overview of Computer Architecture and Organization
Created by Vivi Sahfitri
Overview of Computer Architecture and Organization
William Stallings Computer Organization and Architecture 8th Edition
William Stallings Computer Organization and Architecture 8th Edition
William Stallings Computer Organization and Architecture 8th Edition
Chapter 13: I/O Systems.
Presentation transcript:

IEEE 1394 A high-speed computer I/O serial bus CASI / ELEC 98 By Rachad ALAO Ecole Nationale Supérieure des Télécommunications

PC Video Camera DVD - RAM IEEE 1394, by Rachad ALAO ( What’s the best way to interconnect these devices ?

PC Video Camera DVD - RAM IEEE 1394, by Rachad ALAO ( What’s the best way to interconnect these devices ? Why not with USB?Too slow! Why not with a SCSI bus?Fast enough, but… What about an IEEE 1394 bus?You’ve got it! Isochronous Traffic. Bandwidth Requirement : 6Mbit/s Sporadic traffic. Bandwidth Requirement : 16Mbit/s

IEEE 1394 Lecture Plan IEEE 1394, by Rachad ALAO ( I. How does IEEE 1394 work ? Overview Topology Type of Transaction Protocol’s Structure Example of Data Transfer II. Architecture of a IEEE 1394 ControllerII. Architecture of a IEEE 1394 Controller. Project Overview Functional Block Overview Block Level Detailed Architecture Transaction Layer, driver. III. Conclusion.

How does IEEE 1394 work ? Overview IEEE 1394, by Rachad ALAO (  Back to Lecture Plan High Speed Hot plug and play Isochronous capable “Memory-bus-like” logical architecture

How does IEEE 1394 work ? Topology IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Physical topology is a non-cyclic network but Logical Topology is a bus. Node_ID[ ] = Bus_ID[15.. 6] || Physical_ID[ 5.. 0]

How does IEEE 1394 work ? Type of Transaction IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Different type of subaction : Asynchronous subaction Asynchronous broadcast subaction Isochronous subaction Different part of a subaction : Arbitration sequence Data packet Acknowledgment Typical structure of a data packet

How does IEEE 1394 work ? Protocol’s Structure IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Different managers needed : ROOT ( Arbiter ) CYCLE_MASTER ISOCHRONOUS MANAGER BUS MANAGER

How does IEEE 1394 work ? Example of Data Transfer 1 IEEE 1394, by Rachad ALAO (  Back to Lecture Plan PC Root Isochronous Manager Bus Manager Cycle Master Node_ID = 3 Video Camera Node_ID = 1 DVD - RAM Node_ID = 2

How does IEEE 1394 work ? Example of Data Transfer 2 IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Cycle_StartCh. iCh. j Isochronous Gap Subaction Gap Cycle_StartCh. iCh. j Arbitration Data Packet TX_DATA_END Cycle_StartCh. iCh. jData Packet Acknowledge Gap Acknowledge Packet Step 1 : Step 2, 3, 4 : Step 5 : DVD RAM want to perform a write data block transaction to the PC

How does IEEE 1394 work ? Example of Data Transfer 3 IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Step 1 : Step 2, 3, 4 : Camera sends MPEG2 data to the PC at a 6 Mbit/s fixed rate. Cycle_Start Isochronous Gap Cycle_Start Arbitration Ch. K Data Packet TX_DATA_END Prior to all its isochronous transfers, the camera must allocates bandwidth and channel.

Architecture of a IEEE 1394 Controller Project Overview IEEE 1394, by Rachad ALAO (  Back to Lecture Plan

Architecture of a IEEE 1394 Controller Functional Block Overview IEEE 1394, by Rachad ALAO (  Back to Lecture Plan TPA TPB Power Phy Layer Link Layer FIFO Controller Local Host Bus Adapter * Receive Transmit_Granted Hold Link_request Link_DS R/W Add[7..0] Link_Data[7..0] Clk ( 50 Mhz ) Link_On Power_Down /Reset Phy_DS Phy_Data[7..0] Host_DS R/W Host_Add[7..0] Host_Data[31..0] FIFO_DS FIFO_Data[31..0] Clk ( 33 Mhz ) /Reset INT * Local Bus Adapter Interface is Bus Dependent! No generic interface can be given. Clk ( 50 Mhz ) /Reset FIFO_DS FIFO_R/W FIFO_Add[7..0] FIFO_Data[31..0] Link_DS Link_Data[31..0] Link_Add[2..0] Link_R/W Transaction layer and part of the bus management will be software components ( driver )

Architecture of a IEEE 1394 Controller Block Level Detailed Architecture - PHY IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Phy State Machine & Internal Regs Receive Data Decoder Transmit Data Encoder Cable Analog Interface Receive Transmit_Granted Hold Link_request Link_DS R/W Add[7..0] Link_Data[7..0] Clk ( 50 Mhz ) Link_On Power_Down /Reset Phy_DS Phy_Data[7..0] TPA TPB Power

Architecture of a IEEE 1394 Controller Block Level Detailed Architecture - LINK IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Receive Transmit_Granted Hold Link_request Link_DS R/W Add[7..0] Link_Data[7..0] Clk ( 50 Mhz ) Link_On Power_Down /Reset Phy_DS Phy_Data[7..0] Clk ( 50 Mhz ) /Reset FIFO_DS FIFO_R/W FIFO_Add[7..0] FIFO_Data[31..0] Link_DS Link_Data[31..0] Link_Add[2..0] Phy Interface Transmitter Receiver CRC Isoch. Manager Isoch. Monitor Link State Machine and Registers Link_R/W

Architecture of a IEEE 1394 Controller Block Level Detailed Architecture - FIFO IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Host Adapter Interface FIFO Controller &Internal Regs Link Layer Interface General Receive FIFO Asynch. Transmit FIFO Isoch. Transmit FIFO Host_DS R/W Host_Add[7..0] Host_Data[31..0] FIFO_DS FIFO_Data[31..0] Clk ( 33 Mhz ) /Reset INT Clk ( 50 Mhz ) /Reset FIFO_DS FIFO_R/W FIFO_Add[7..0] FIFO_Data[31..0] Link_DS Link_Data[31..0] Link_Add[2..0] Link_R/W

Architecture of a IEEE 1394 Controller Transaction Layer, driver IEEE 1394, by Rachad ALAO (  Back to Lecture Plan The Transaction layer and part of the bus management functions must be software components. Transaction layer must implement Read, Write and Lock transaction. Driver must offer ability to handle isochronous transfer. Driver must be IRQ driven and able to initiate DMA transfers. Driver model will depend on the target application OS.

Conclusion IEEE 1394, by Rachad ALAO (  Back to Lecture Plan Objectives : Give a synthesis of the IEEE 1394 Bus standard Give a Hardware Specifications of an IEEE 1394 Solution Constitute a good starting for the development of an IEEE 1394 Solution Reached ! + Gave me a good understanding of the IEEE 1394 Protocol - Showed me the difficulty to build specifications from a complex standard - No multicast for asynchronous packets! Surprising for such a complicated standard.