Mapping for Silicon Run IIb L. Bagby, A. Nomerotski, E. von Toerne December 2002

Slides:



Advertisements
Similar presentations
Bagby L0 Workshop L0 Infrastructure  Mapping  Installations u Horseshoe Area s Adapter Card u Cathedral s Low Voltage Fuse Panel u Platform s.
Advertisements

Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
MINER A NuMI MINER A DAQ Review 12 September 2005 D. Casper UC Irvine WBS7: Electronics and Data Acquisition  Overview (this talk): D. Casper  Front-end.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
Ageing … Eric Kajfasz (CPPMarseille) D0 Workshop, Beaune, June 17, 2003 DØSMT.
1 Module and stave interconnect Rev. sept. 29/08.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
1 SSD status report – 16 July 2004 Jerome Baudot, Strasbourg STAR Collaboration Meeting BNL, 16 July 2004 Silicon Strip Detector status report  Report.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
Online Calibration of the D0 Vertex Detector Initialization Procedure and Database Usage Harald Fox D0 Experiment Northwestern University.
DC12 Commissioning Status GOALS: establish operating conditions, determine initial calibration parameters and measure operating characteristics for the.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
Silicon RunIIb Workshop, Dec , A. Bean, M. Demarteau Slide 1 Workshop  Workshop is to “Move beyond the Technical Design Proposal”  Many.
Dec 7, 1999D0 Dir Review Inst/Com DØ Silicon Hookup and Commissioning p Goals and timeline p Overview of Silicon Read out p “Stand alone” commissioning.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
D0 Workshop Bagby, Foglesong John Foglesong Run 2B SMT Low Voltage Power The present location of the SMT DC power supply units creates a problem.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
DOE Rev of Run IIb Sep 24-26, Detector Production WBS James Fast Fermilab.
André Augustinus 10 March 2003 DCS Workshop Detector Controls Layout Introduction.
Oct 29, 2001 Ron Sidwell 1 Purple Card. Oct 29, 2001 Ron Sidwell 2 Purple Card Spec Two channels per printed circuit board Size ~20 sq. in. or best effort,
R. Lipton, Director’s Installation Review Oct 25, 2005 Layer 0 Preparations Layer 0 assembly was completed Aug 1 The overall quality of the detector is.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
CKM Data Source System CKM Electronics Group July 2003.
Swadhin Taneja Stony Brook University On behalf of Vertex detector team at PHENIX Collaboration 112/2/2015S. Taneja -- DNP Conference, Santa Fe Nov 1-6.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Andrei Nomerotski, Fermilab Silicon Electronics & Readout Silicon Electronics & Readout Andrei Nomerotski, D0/Fermilab April , Temple Review Overview.
25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Test Tube Activities at Ohio State (8/5/03) Two (very useful) sub-group meetings after last weekly meeting –Mechanics (Bill, Lu, Mark, Jim, Charlie, Klaus)
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
Rev of Run IIb, Nov 4-8, 2002, A. Bean 1 Silicon Management  Organization and Management  Schedule  Resources  Conclusions Alice Bean Univ. of Kansas.
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
The DØ Silicon Microstrip Tracker (SMT) Breese Quinn, FNAL Vertex2001 September 24, 2001 (presented by Frank Lehner, Universitaet Zuerich) Design Production.
DØ Silicon Microstrip Tracker for runIIa Eric Kajfasz (CPPMarseille) Vertex Hawaii, November 4, 2002 Design Production Assembly Readout Installation.
12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.
A suggestion for the naming of parts in Silicon Run IIb L. Bagby, E. Chabalina, A. Nomerotski, E. von Toerne + others February 2003.
Status of Integration of Busy Box and D-RORC Csaba Soós ALICE week 3 July 2007.
Dzero Collaboration Meeting, Sept. 14, M. DemarteauEric Flattum - Fermilab 1 Slide 1 Alice Bean Fermilab/University of Kansas for the D0 Run2b silicon.
SVD Cables & Pipes Markus Friedl (HEPHY Vienna) B2GM, 24 July 2012.
Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
Future high energy extensions of IceCube with new technologies: Radio and/or acoustical detectors Karle.
SVD Electronics Constraints
The STAR Heavy Flavor Tracker PXL detector readout electronics
Preliminary thoughts on SVT services
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
VELO readout On detector electronics Off detector electronics to DAQ
UNIZH and EPFL at LHCb.
Overview of T1 detector T1 is composed by 2 arms
UXC55 ME Muon Endcap On Detector Layout
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
SVT detector electronics
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
Presentation transcript:

Mapping for Silicon Run IIb L. Bagby, A. Nomerotski, E. von Toerne December

Mapping/Cabling Requirements 1.Do not move the 80 conductor cables 2.Do not move the 50 conductor cables 3.Avoid cable knots 4.Each HV channel has channel from only one VRB 5.Each stave goes into one VRB (soft constr.) 80-cond. cable requirements (from STT / see B.Reay’s note) 1.Do not combine different stave types I,II,III,IV 2.Do not combine hybrids from different 30deg. sectors 3.Do not combine L0 with other layers 4.Do not combine L4 with other layers 5.Do not combine a layer with any other layer (soft constr.)

~19’-30’ High Mass Cable (3M/80 conductor) Serial Command Link Cathedral Interface Board Crates (8x18) 8’ Low Mass Cables 3/6/8/9 Chip HDI Sensor CLKs Horse Shoe 3/6/8/9 Chip HDI Sensor Adaptor card 25’ High Mass Cable (3M/50 conductor) CLKs IBIB MCH2 VRBCVRBC SBCSBC VRBVRB Pwr PC Monitoring SDAQ PDAQ (L3) VRB Crates (12x10) Platform SEQSEQ SEQ Controller Optical Link 1Gb/s Sequencer Crates (6x20) VTM Around Iteraction Region CLKs MCH3 Pwr PC PowerPCs and Single Board Computers are accessed thru Ethernet MCH2 Pwr PC HVmodHVmod HV Crates (8x6+2x4) Cathedral Fuse Panel Bulk LV Power Supplies HV fanout 1=>4 HV breakout box VME Crates (4x3) 25 twisted pair cables 17 twisted pair cables HV LV I,V,T Monitoring

How many hybrids does it take to …

Lyn’s Mapping Suggestion

Readout Electronics Interface Boards –8 crates (144 boards) located inside the detector volume –Regenerates signals –SVX monitoring and power management –Bias voltage distribution SEQuencers 6 crates (120 boards) located on the detector platform Use SVX control lines to actuate acquisition, digitization and readout Convert SVX data to optical signals VRBs (Readout Buffers) 12 crates (120 boards) located in counting house Data buffer pending L2 trigger decision 5-10 kHz L1 accept rate ~ 50 Mb/s/channel 1 kHz L2 accept rate ~ 50 Mb/s

Installation Interface Boards

HV distribution HV Modules (MCH2) Fanout Boxes (MCH2) Breakout Boxes (Platform)

Naming of Installed Parts A few technical terms Module: A sensor/hybrid combo in Layers L2-5 Types: 10/10A 20/20A 10/10S 20/20S Stave:10/10A+20/20A+10/10S+20/20S+ support Ladder:Sensors ganged together in readout (1 Module = 2 Ladders)

General Remarks Labeling of production parts and installed parts differs Worst case naming scenario: Each subgroup uses different names for the same installed object: HV naming different from DAQ naming different from reconstruction different from MC simulation... It might be convenient to have a scheme similar to RunIIa Because it is convenient not to have to learn new names It might be better NOT to have a scheme similar to RunIIa Because the detector geometry is very different and the naming should reflect the geometry. The proposed scheme is a good compromise of these two principles

Module Position on Stave 20/20 South End North End 10/10 Naming of ladders: Lisa will use “barrel” label

Stave Location in R-phi No inner/outer radius stave structure Uli Heintz’s STT labeling (from Bill Reay’s mapping note)

Stave Location in R-phi L2-01 L L L Compromise between STT note and reconstruction needs Label with 3 digits highest significant digit indicates layer Start at x-axis, similar to U.Heinz’s STT note) Go counterclockwise Odd numbers have always smaller radius than even numbers in the same layer, consis- tent with Table 9, TDR End-on view North/South,Axial/Stereo labels: AN, AS, SS, SN Seen from South(?)

Naming of Layer 0 and 1 End-on view

North End South End Naming of Layer 0 and 1 Sensors

Naming of Module/Staves – Part2 How to address a sensor located inside the run IIb detector? Use stave number and local sensor number It is in layer 3, North side, Axial alignment in an outer radius stave (because of even stave number) the 6 th sensor from the middle of the detector => outermost sensor on the north side Advantage: Everybody is able to find it using the map Hybrid locations are labeled by module L3-08NA-6

Naming of Production Parts

Naming of Production Parts, Hybrids Name of Production parts conveys part properties. Hybrid properties to appear in naming: Layer 0 / L1 / L2-5 Axial / L2-5 Stereo I suggest to label production hybrids with a 4-digit number, following a suggestion by Jim Fast Highest significant number could indicate the hybrid type Example:Hybrid-0001 Layer0 Hybrid-1001 Layer1 Hybrid-2001A Layer2-5 Axial Hybrid-3001S Layer2-5 Stereo How does the database handle preceding 0’s ? Does the database accept hyphens? How do we handle pre-production parts? Highest Significant Digit

Naming of Production Parts, Sensors Layer 0 / L1 / L2-5 production sensors with a 4-digit number The highest significant number indicates the sensor type Highest Significant Digit

Naming of junction cards/adapter cards No differentiation by layer Assign consecutive production numbers Naming of Production Parts, Modules L2-5 Modules named after hybrid they contain + appendix to indicate 10/10 and 20/20 Modules Hyb-2001A (L2-5, axial hybrid) becomes either M /10A or M /20A

Naming of jumper cables Differentiation by length Naming of L0 flex cables Assign production numbers based on layer and length -> will talk to Noel Naming of twisted pair cables Consecutive production numbers

Naming of Production Parts, Staves Are all staves alike? Yes! We can label staves with consecutive production numbers: Stave-1, Stave-2, Stave-3, … Stave-199 … Once the staves are installed, they receive numbers that indicate their location. Location numbers and production numbers will be different and can be mapped onto each other using the database. The map can be put into excel and posted on the web. That way everybody will know where his/her favorite stave/hybrid/sensor ended up. This knowledge is important for the operation of the detector.