EE 201C Homework 1 Fang Gong 1.References Capacitance Calculation: n Formula based – T.Sakurai, K.Tamaru, "Simple Formulas for Two-

Slides:



Advertisements
Similar presentations
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Advertisements

EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
UCLA Modeling and Optimization for VLSI Layout Professor Lei He
EM Solvers Theory Basics Basic theory review. Copyright 2012 Enrico Di Lorenzo, All Rights Reserved The goal Derive, from Maxwell.
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng 1.
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
Weiping Shi Department of Computer Science University of North Texas HiCap: A Fast Hierarchical Algorithm for 3D Capacitance Extraction.
Primary Contributions  Derive inversion based VPEC (Vector Potential Equivalent Circuit) model from first principles.  Replace inductances with effective.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.
UCSD CSE245 Notes -- Spring 2006 CSE245: Computer-Aided Circuit Simulation and Verification Lecture Notes Spring 2006 Prof. Chung-Kuan Cheng.
Gate Sizing by Mathematical Programming Prof. Shiyan Hu
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar.
Efficient Reluctance Extraction for Large-Scale Power Grid with High- Frequency Consideration Shan Zeng, Wenjian Yu, Jin Shi, Xianlong Hong Dept. Computer.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
ECE 424 – Introduction to VLSI Design
On-Chip Inductance Extraction - Concept & Formulae – 2002
Interconnect Parasitic Extraction Speaker: Wenjian Yu Tsinghua University, Beijing, China Thanks to J. White, A. Nardi, W. Kao, L. T. Pileggi, Zhenhai.
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Prof. Chung-Kuan Cheng.
Capacitive Transients,
ECE 546 – Jose Schutt-Aine 1 ECE 546 Lecture -04 Transmission Lines Spring 2014 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
PiCAP: A Parallel and Incremental Capacitance Extraction Considering Stochastic Process Variation Fang Gong 1, Hao Yu 2, and Lei He 1 1 Electrical Engineering.
INTRODUCTION Interconnection wiring is gaining a significant importance in speed of modern VLSI circuits. Since the wiring may cover up to eighty percent.
ECE 576 – Power System Dynamics and Stability Prof. Tom Overbye Dept. of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Physical Synthesis Buffer Insertion, Gate Sizing, Wire Sizing,
Distributed Computation: Circuit Simulation CK Cheng UC San Diego
Determine the mathematical models that capture the behavior of an electrical system 1.Elements making up an electrical system 2.First-principles modeling.
Routing Tree Construction with Buffer Insertion under Obstacle Constraints Ying Rao, Tianxiang Yang Fall 2002.
S A N T A C L A R A U N I V E R S I T Y Center for Nanostructures September 25, 2003 On-Chip Interconnects in Sub-100nm Circuits Sang-Pil Sim Sunil Yu.
1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :
CSE245: Computer-Aided Circuit Simulation and Verification Lecture Note 2: State Equations Spring 2010 Prof. Chung-Kuan Cheng.
Inductance Screening and Inductance Matrix Sparsification 1.
EE 201C Homework 1 Solution Fang Gong
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits Yehea I. Ismail and Eby G. Friedman, Fellow, IEEE.
Chapter 1 Interconnect Extraction Prof. Lei He Electrical Engineering Department University of California, Los Angeles URL: eda.ee.ucla.edu
1 Presented by: Paul Mesa Vikram Rao Electrical Engineering Dept. UCLA Inverse Inductance and VPEC Modeling.
1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.
Chapter 9 CAPACITOR.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
Research on 3-D Parasitic Extraction and Interconnect Analysis Wenjian Yu EDA Lab, Dept. of Computer Science & Technology, Tsinghua University Beijing,
On-Chip Inductance Extraction - Concept & Formulae – 2002
EE 201C Homework 1 Zhuo Jia
On the Efficacy of Simplified 2D On-chip Inductance Models
Finite Element Method To be added later 9/18/2018 ELEN 689.
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
EE201C Chapter 3 Interconnect RLC Modeling
Chapter 1 Interconnect Extraction
Chapter 1 Interconnect Extraction
Chapter 2 Interconnect Analysis Delay Modeling
Chapter 3b Static Noise Analysis
Inductance Screening and Inductance Matrix Sparsification
EE 201C Homework 2 Fang Gong
EE201C Chapter 3 Interconnect RLC Modeling
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Zhuo Jia
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Lab: AC Circuits Integrated Science II.
Presentation transcript:

EE 201C Homework 1 Fang Gong

1.References Capacitance Calculation: n Formula based – T.Sakurai, K.Tamaru, "Simple Formulas for Two- and Three-Dimensional Capacitances," IEEE Trans. Electron Devices ED-30, pp – F C Wu, S C Wong, P S Liu, D L Yu, F Lin, “Empirical models for wiring capacitances in VLSI”, In Proc. IEEE Int. Symp. on Circuits and Systems, 1996 n Table based – J. Cong, L. He, A. B. Kahng, D. Noice, N. Shirali and S. H.-C. Yen, "Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ACM/IEEE Design Automation Conference, June 1997, pp n Field solver – K. Nabors and J. White, "FastCap: A multipole accelerated 3-D capacitance extraction program", IEEE Trans. Computer-Aided Design, 10(11), 1991.

1.References Inductance Calculation: – Table based  L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An Efficient Inductance Modeling for On-chip Interconnects", IEEE Custom Integrated Circuits Conference, May  Norman Chang, Shen Lin, O. Sam Nakagawa, Weize Xie, Lei He, “Clocktree RLC Extraction with Efficient Inductance Modeling”. DATE 2000 – Circuit model and inductance screening  M. Xu and L. He, "An efficient model for frequency-based on-chip inductance," IEEE/ACM International Great Lakes Symposium on VLSI, West Lafayette, Indiana, pp , March  Shen Lin, Norman Chang, Sam Nakagawa, "Quick On-Chip Self- and Mutual- Inductance Screen," ISQED, pp.513, First International Symposium on Quality of Electronic Design, 2000.

1.References Inductance Calculation (cont.): – PEEC model and Susceptance model  A.E. Ruehli, “ Inductance calculations in a complex integrate circuit environment,” IBM J. Res. Develop., vol. 16, pp , Sept  A. Devgan, H. Ji and W. Dai, “How to Efficiently Capture OnChip Inductance Effects: Introducing a New Circuit Element K,” Proc. ICCAD, pp , – Formulas  G. Zhong, and C. Koh. Exact Closed Form Formula for Partial Mutual Inductances of On-Chip Interconnects. ICCD, 2002 – Field solver  M. Kamon, M. J. Tsuk, and J. K. White, “Fasthenry: a multipole- accelerated 3-D inductance extraction program,” IEEE Trans. Microwave Theory Tech., pp , Sep 1994.

2. Further Readings – N. Delorme, M. Belleville, and J. Chilo. Inductance and Capacitance Analytic Formulas for VLSI Interconnects. Electronics letters, 1996 – T. Sakurai. Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI’s. IEEE Transactions on Electron Devices, 1993 – W. Shi, J. Liu, N. Kakani and T. Yu, "A fast hierarchical algorithm for three-dimensional capacitance extraction", IEEE Trans. CAD, 21(3): , – N. Delorme, M. Belleville, and J. Chilo. Inductance and Capacitance Analytic Formulas for VLSI Interconnects. Electronics letters, 1996 – H. Kim, and C. C. Chen. Be careful of Self and Mutual Inductance Formulae. UW-Madison VLSI-EDA Lab, 2001

3. Example for L eff Calculation effective loop inductance (L eff ) of signal trace T2 – According to definition of L eff of T2 – Also, two ground traces have the same voltage drop

– Assume all current returns in this block – KCL: – L eff can be solved as a function of partial inductances * L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An Efficient Inductance Modeling for On-chip Interconnects", IEEE Custom Integrated Circuits Conference, May 1999.

[1] Given three wires, each modeled by at least 2 filaments, find the 3x3 matrix for (frequency-independent) inductance between the 3 wires. We assume that the ground plane has infinite size and is 10 um away for the purpose of capacitance calculation. 3. Homework (due Jan 24) wire width: W=6um, wire thickness: T=4um, wire length: l=6000um, wire spacing: S = 10um, distance to ground: H=10um, Copper conductor:ρ = mm 2 /m (room temperature), µ =1.256×10 −6 H/m, free space  0 = 8.85× F/m H T l S S W WW l l

Step 1.1 Discretization and L calculation n Discretize 3 wires into 6 filaments. n For each filament, calculate its self-inductance with (e.g.) n For each pair of filament, calculate the mutual inductance with (e.g.) T l S S W WW l l Filament 1 Filament 6 Different filaments and formulae may be used for better accuracy.

Step 1.2 Calculate inductance matrix of three wires Mutual Inductance Self Inductance If k=m, Lp km is the self Lp for one conductor T l S S W WW l l Lp km is the mutual inductance between conductor T k and T m Lp ij is the mutual inductance between filament i of T k and filament j of T m Lp ij can be negative to denote the inverse current direction.

C 1 and C 5 equals to average of those for the following two cases: single wire over ground three parallel wires over ground Total cap below needs to be split into ground and coupling cap Step 1.3 Capacitance Calculation C1 C2 C3 C4 C5

Step 1.4 Resistance Calculation – ρ = mm 2 /m – l is length of wire – A is area of wire’s cross section time

[2] Build the RC and RCL circuit models in SPICE netlist for the above wires. (suggest to use matlab script to generate matrix and thus SPICE netlist)

[3] Assume a step function applied at end-end, compare the four waveforms at the far-end for the central wire using SPICE transient analysis for (a) RC and RLC models and (b) rising time is 20ns, or try to use longer rising time. Input Output Suggested Input: VDD 1 0 PULSE( ns) time volt 1 20ns50ns

Waveform from different models RC modelRLC model