B. Hirosky 10/17/00 ‘L2ßeta’ CPU Concept Commercial 6U CPU Card W/ UII on board FPGA MBUS P I/O + DMA ECL Latch Driver MBUS Straight pass to VME Latches.

Slides:

Advertisements

Similar presentations

Ethernet Over PCI Express Presented by Kallol Biswas

Advertisements

System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

Bob Hirosky, UVa 7/27/01  Level 2 Processor Status  Bob Hirosky The University of Virginia 

1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.

PC Maintenance: Preparing for A+ Certification

Bob Hirosky UVA 8/1/02 Summary of DØ Alpha hardware status* Appx. 10 trustworthy Alphas from two production runs (24+12). MBus PIO difficulties currently.

Nios implementation in CCD Camera for "Pi of the Sky" experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.

Introduction Characteristics of USB System Model What needs to be done Platform Issues Conceptual Issues Timeline USB Monitoring Final Presentation 10.

B. Hirosky Jan 5 ‘01 L2ßeta: Current Focus Last Friday’s meeting at UMD: Bob Hirosky, Drew Baden, Rob Bard, John Giganti Discussed details of various SBC.

Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

Programmable logic and FPGA

A presentation by Angela Little SULI Program 8/4/04 Pulsar Boards and the Level II Trigger Upgrade at CDF.

Workload distribution in satellites Performed by : Maslovsky Eugene Grossman Vadim Instructor:Rivkin Inna Spring 2004 המעבדה למערכות ספרתיות מהירות High.

System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.

Drew and Bob’s Draft #1 Mechanical: sbc sits inside of 9u card, If SBC is 1 slot, the whole beta system is 1 slot SBC 9u PMC fpga fifos Basic design ideas:

PCI/104 Explanation and Uses in Test Program Set Development.

Moore’s Law and Modular Instrument Technology Speaker/Author:Paul Packebush Senior Group Manager Corporate Metrology, R&D National Instruments N.

Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.

Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan

Storage Devices. Internal / External Hard Drive Also known as hard disks Internal drive stores the operating system software, application software and.

SLAAC Hardware Status Brian Schott Provo, UT September 1999.

Chapter SIx Maintaining a Computer Part I: Configuring, Updating, and Upgrading the OS.

An Abacus. Babbage’s Difference Engine Electronic Computers  1939–1944, Howard H. Aiken developed the Harvard Mark I—also known as the IBM ASCC.  Grace.

DØ Level 2  eta Firmware, FPGAs, etc…. Drew Baden University of Maryland April 26, 2001

RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:

GBT Interface Card for a Linux Computer Carson Teale 1.

This file contains a block diagram and some functional notes on the L2Beta 9U card design. Results of discussions among Philippe Cros, Drew Baden, and.

LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.

PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.

Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.

1 Lecture 7 LAN Wiring, Physical Topology, and Interface Hardware Computer Networks CS 4316.

RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.

Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?

PC IO fig IO.0 Remember from PC IO==> The System Bus ( a logical construct) PCI bus. …Backbone..most like System bus IDE Disk controller bus- 2 disks per.

Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.

Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.

Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.

ICALEPCS 2007 The Evolution of the Elettra Control System The evolution of the Elettra Control Sytem C. Scafuri, L. Pivetta.

Orsay’s proposition for the L2  trigger system detailed description of the architecture distribution of the work costs schedule firmware Bernard Lavigne,

Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.

GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.

LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.

Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable)

Control for CTP and LTU boards in Run

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

Hardware/Software Co-Verification with RTOS Application Code Michael Bradley, Mentor Graphics Kainian Xie, Hyperchip Inc.

PCI coreGlue logic SIU card PCI bus FPGA APEX20k400 internal SRAM I/O onboard SRAM 32k x 16 FLASH EEPROM FEE-bus daughter board TPC RCU prototype I Commercial.

B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

“Business first, technology's the tool.”. The Application Hosting business model is based on a very simple idea:  Install application software on powerful.

MobiDick4 progress report Carlos Solans. Introduction MobiDICK is a complete test bench for super-drawers Will be used during the maintenance in the long.

Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.

Integrating Advantech PCI I/O cards into EPICS. Outline ANTARES computer control and data acquisition systems architecture STAR computer control and data.

The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.

PXD DAQ (PC option) Status Report

CALICE DAQ Developments

Embedded Systems Serial-Ethernet Converter Cem KEFELI

Ewald Effinger, Bernd Dehning

D.Cobas, G. Daniluk, M. Suminski

Read-out of High Speed S-LINK Data Via a Buffered PCI Card

Evolution of S-LINK to PCI interfaces

Table 1: The specification of the PSICM and the ePSICM Prototypes

Cluster Computers.

Presentation transcript:

B. Hirosky 10/17/00 ‘L2ßeta’ CPU Concept Commercial 6U CPU Card W/ UII on board FPGA MBUS P I/O + DMA ECL Latch Driver MBUS Straight pass to VME Latches + ECL Drivers Cable to PMC/PCI

B. Hirosky 10/17/00 FPGA replaces: DMA P/IO buffers TSI device Keep ECL drivers Buy This Same Basic Concept as L2Alpha, but much simplified implementation

B. Hirosky 10/17/00 Minimal engineering: connect FPGA to MBUS, PCI bus to FPGA via a cable and/or driver, connect ECL drivers to FPGA This project is largely a software issue program FPGA device driver coding Result: a clear upgrade path to modern/powerful CPUs and NO problems w/ ARCHAIC spare part hunts

B. Hirosky 10/17/00 Compatibility - needs new PCI base classes (PCIDEV, PCICFG, CIA) the UII driver should be transparent -need new drivers for replace MB devices and TSI - easy - minor linux tweeks? --->> result = source code compatible boards! Can select hotter CPU boards for Global worker or cooler boards for Administrators

B. Hirosky 10/17/00 What’s on the market? Many vendors for 6U CPU cards, most have UIIB’s on board. Small companies w/ off the shelf boards + custom options Medium companies like SBS w/ off the shelf boards Giant companies like Raytheon too! Medium and High End CPU’s available now vs. our alpha: SPECint95 SPECfp95 Cost Alpha 500 MHz ~$5K (complete) PIII 600MHZ ~24 ~16 ~$4K from SBS (700 MHz price!) POWERPC (550MHz) SPARC II ~$7K (old sparc versions) SPARC III !!!!!