EOCHL_V2. Introduction: Why a version 2 Change of size for the Bunch Counter. Change of size for the Trigger Identifier. Adding an Event Size limiter.

Slides:

Advertisements

Similar presentations

Lecture 23: Registers and Counters (2)

Advertisements

AN INTRODUCTION TO PL/SQL Mehdi Azarmi 1. Introduction PL/SQL is Oracle's procedural language extension to SQL, the non-procedural relational database.

Programmable Keyboard/ Display Interface: 8279

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

Guide to Oracle10G1 Introduction To Forms Builder Chapter 5.

Exception Processing ECE511: Digital System & Microprocessor.

Cs4432recovery1 CS4432: Database Systems II Database Consistency and Violations?

Chapter 5: Loops and Files.

Lab 5 :JK Flip Flop and Counter Fundamentals:

Backup and Recovery Part 1.

A presentation on Counters

INTERRUPTS PROGRAMMING

EE345: Introduction to Microcontrollers Register and Counters Prof. Ahmad Abu-El-Haija.

11 Chapter 4 LOOPS AND FILES. 22 THE INCREMENT AND DECREMENT OPERATORS To increment a variable means to increase its value by one. To decrement a variable.

Principles & Applications

Notes to Teachers: 1.Make sure each student has his/her file open from the previous class “(student name).xlsx”. 2.A vocabulary list is included on last.

Word Processing ADE100- Computer Literacy Lecture 12.

Interrupts. What Are Interrupts? Interrupts alter a program’s flow of control  Behavior is similar to a procedure call »Some significant differences.

TAKING CARE GUIDELINES Sub-title Place, Month Year.

1 Chapter 4 Timer Operation (I. Scott MacKenzie).

8254 Counter/Timer Counter Each of the three counter has 3 pins associated CLK: input clock frequency- 8 MHz OUT GATE: Enable (high) or disable.

Creating an Astable Circuit This will guide you through constructing an astable circuit.

SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.

Chapter 4 TIMER OPERATION

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

InDesign CS3 Lesson 4 ( Only pages ) Importing and Editing Text.

14-15 May,2002 EVLA Correlator Backend Functional Design Tom Morgan 1 Backend Preliminary Functional Design.

Debugging in Java. Common Bugs Compilation or syntactical errors are the first that you will encounter and the easiest to debug They are usually the result.

Typo3 RWD evolutions Mobile friendly From anywhere For everyone Webex Presentation February 19th 2014.

8279 KEYBOARD AND DISPLAY INTERFACING

The Stack This is a special data structure: –The first item to be placed into the stack will be the last item taken out. Two basic operations: –Push: Places.

+ Starting Out with C++ Early Objects Seventh Edition by Tony Gaddis, Judy Walters, and Godfrey Muganda Chapter 5: Looping.

Lesson 10 - Mail Merge and Reviewing Documents Advanced Microsoft Word.

5/7/2004Tomi Mansikkala User guide for SVT/XTRP TX firmware v1.0 XTRP out Control FPGA Tomi: - Introduction - Control bit descriptions - Test Pattern format.

Chapter 5 Working with Multiple Worksheets and Workbooks

DPNC Daniel La Marra Data Concentrator HCC. Data Concentrator features  It manages 4  It sends out toward the or 320Mb/s.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

Sequential logic circuits

Data Manipulation, part two Introduction to computer, 2 nd semester, 2010/2011 Mr.Nael Aburas Faculty of Information.

8279 KEYBOARD AND DISPLAY INTERFACING

Loops and Files. 5.1 The Increment and Decrement Operators.

Internet Protocol Version 4 VersionHeader Length Type of Service Total Length IdentificationFragment Offset Time to LiveProtocolHeader Checksum Source.

Hardware, 010 – Revision notes Scales use Controller board O/Ps for Feed Control (FCE’s) Flow meters use their own on board O/Ps for Feed Control (FCE’s)

Time Management.  Time management is concerned with OS facilities and services which measure real time.  These services include:  Keeping track of.

RIP Routing Protocol. 2 Routing Recall: There are two parts to routing IP packets: 1. How to pass a packet from an input interface to the output interface.

Chapter 15: Spreadsheet and Worksheet Basics – Lesson 92 © 2010, 2006 South-Western, Cengage Learning.

SL-PGA firmware overview M. Sozzi Pisa - January 30/31, 2014.

Lecture 7 – Repetition (Loop) FTMK, UTeM – Sem /2014.

KEYBOARD/DISPLAY CONTROLLER - INTEL Features of 8279 The important features of 8279 are, Simultaneous keyboard and display operations. Scanned keyboard.

Data Transmission and Networks Transmission error checking & correcting.

Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.

Straw readout status Run 2016 Cover FW SRB FW.

Dimmer 6fold 10V Actuator M/DA

Digital readout architecture for Velopix

Timer and Interrupts.

* Initialization (power-up, run)

Tutorial 10 – Class Average Application Introducing the Do…Loop While and Do…Loop Until Repetition Statements Outline Test-Driving the Class Average.

MOSFET Dimmer Actuator

BVM Engineering College Electrical Engineering Department : Microprocessor and Microcontroller Interfacing Interrupts of 8051 Prepared by:

Curtain Actuator M/W

Debugging with Eclipse

30 A 30 B 30 C 30 D 30 E 77 TOTALS ORIGINAL COUNT CURRENT COUNT

Mathematical Trickery

Global chip connections

Original Puzzle.

Matrices An appeaser is one who feeds a crocodile—hoping it will eat him last. Winston Churchhill.

CBETA bunch pattern and BPM trigger generator Version 2

Debugging with Eclipse

Preliminary design of the behavior level model of the chip

Presentation transcript:

EOCHL_V2

Introduction: Why a version 2 Change of size for the Bunch Counter. Change of size for the Trigger Identifier. Adding an Event Size limiter. Change of Header format. Change and repair of skipped trigger. Change of position of Service Words.

Bunch Counter ( BC ) The size of the BC is increased from 8 bits to 13 bits. 10 least significant bits are part of the new Header Format. 3 most significant bits are part of the new special Service word Reset options for the BC: In run mode by ECR, Not in run mode by ReadErrorReq.

Trigger Identifier ( LV1Id ) The size of the LV1Id Counter is increased from 7 bits to 12 bits. 5 least significant bits are part of the new Header Format. 7 most significant bits are part of the new special Service Word 14 2 Reset options for the LV1Id Counter : In run mode by ECR, Not in run mode by ReadErrorReq.

Event Size Limiter Limits the number of data words to the Fifo for an Event. Limit is adjustable in counts of 16. Limit set to 0 is disable limiter. When limit is reached data in the data formater is flushed Data still in the columns stays there. Unit counts the number of limited events. Sends Special Service Word 16 after a limited Event until an ECR is executed.

New Header Format. More bits in the BC and the LV1Id makes an other set of data in the Header possible. Old Format: 8’b ,SRFlag,LV1Id[6:0], BC[7:0] New Format:8’b , SRFlag, LV1Id[4:0], BC[9:8], BC[7:0] The not used bits from the BC and LV1Id are combined into Special Service Word 14. Special Service Word 14 is only send when it’s value changes.

Skipped Trigger counter Repair of counter bug. The size of the counter is increased from 8 bits to 10 bits. The output is changed into Special Service Word 15. Special Service Word 15 is send after a trigger is skipped. 2 Reset options for the Skipped Trigger Counter : In run mode by ECR, Not in run mode by ReadErrorReq.

Position Of Service Words The position of the Service Words is changed from behind the data to between the Header and the data. Three options: 1.Header, Data. 2.Header, 1 Service Word old style, Data. 3.Header, 1 or 2 or 3 Special Service Words, Data

Special Service Words are: 14, 15 and is combination of most significant bit of BC and LV1Id. 15 is the Skipped Triggers Counter 16 is Output of the event Limiter. The Error counters 14 up to 18 are removed from the original Error handler block. A Special Service Word has priority over normal Service words. The Special Service Words can be send all together. Normal Special Service Word are always send one by one.

Simulations Normal Data taking No Event Size Limit. Service Address 14 is generated due to the reset value of LV1Id. Fifo(d) [ 1]: Header(d)[ 1]. BC(h) = [065], LV1Id(h)= [00], Serv_Word = [1] Fifo(d) [ 2]: Service Address = 14 LV1Id(h) = [00] BC(h) = [000] Fifo [ 3]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 4]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 5]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Fifo [ 6]: Data: col=[63] row=[206] Tot=[14, 5] (pix=[21037,21038]) Fifo [ 7]: Data: col=[63] row=[208] Tot=[ 7,14] (pix=[21039,21040]) Fifo [ 8]: Data: col=[80] row=[ 2] Tot=[14,15] (pix=[26545,26546]) Fifo [ 9]: Data: col=[80] row=[ 4] Tot=[ 4,15] (pix=[26547,26548]) Fifo [ 10]: Data: col=[19] row=[ 14] Tot=[ 4,15] (pix=[ 6061, 6062]) Fifo [ 11]: Data: col=[20] row=[ 12] Tot=[14,15] (pix=[ 6395, 6396]) Fifo [ 12]: Data: col=[20] row=[ 15] Tot=[14,15] (pix=[ 6398, 6399]) Fifo [ 13]: Data: col=[50] row=[ 10] Tot=[ 4,14] (pix=[16473,16474]) Fifo [ 14]: Data: col=[19] row=[188] Tot=[ 4,15] (pix=[ 6235, 6236]) Fifo [ 15]: Data: col=[20] row=[188] Tot=[ 3,14] (pix=[ 6571, 6572]) Fifo [ 16]: Data: col=[37] row=[197] Tot=[ 1, 4] (pix=[12292,12293]) Fifo [ 17]: Data: col=[37] row=[199] Tot=[14,15] (pix=[12294,12295]) Fifo [ 18]: Data: col=[38] row=[198] Tot=[ 5,15] (pix=[12629,12630]) Fifo [ 19]: Data: col=[16] row=[122] Tot=[14, 0] (pix=[ 5161, 5162]) Fifo [ 20]: Data: col=[99] row=[ 16] Tot=[ 5,14] (pix=[32943,32944])

Data Taking with Event Size limit = 1. First event is limited to 16 words. In second short event Service Word 16 is send with TF = 1, L1Req = 4’h3. In third event Service Word 16 is send again with TF = 0, L1Req = 4’h3. Fifo(d) [ 1]: Header(d)[ 1]. BC(h) = [131], LV1Id(h)= [02], Serv_Word = [1] Fifo(d) [ 2]: Service Address = 14 LV1Id(h) = [00] BC(h) = [001] Fifo [ 3]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 4]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 5]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Fifo [ 6]: Data: col=[63] row=[206] Tot=[14, 5] (pix=[21037,21038]) Fifo [ 7]: Data: col=[63] row=[208] Tot=[ 7,14] (pix=[21039,21040]) Fifo [ 8]: Data: col=[80] row=[ 2] Tot=[14,15] (pix=[26545,26546]) Fifo [ 9]: Data: col=[80] row=[ 4] Tot=[ 4,15] (pix=[26547,26548]) Fifo [ 10]: Data: col=[19] row=[ 14] Tot=[ 4,15] (pix=[ 6061, 6062]) Fifo [ 11]: Data: col=[20] row=[ 12] Tot=[14,15] (pix=[ 6395, 6396]) Fifo [ 12]: Data: col=[20] row=[ 15] Tot=[14,15] (pix=[ 6398, 6399]) Fifo [ 13]: Data: col=[50] row=[ 10] Tot=[ 4,14] (pix=[16473,16474]) Fifo [ 14]: Data: col=[19] row=[188] Tot=[ 4,15] (pix=[ 6235, 6236]) Fifo [ 15]: Data: col=[20] row=[188] Tot=[ 3,14] (pix=[ 6571, 6572]) Fifo [ 16]: Data: col=[37] row=[197] Tot=[ 1, 4] (pix=[12292,12293]) Fifo(d) [ 1]: Header(d)[ 2]. BC(h) = [382], LV1Id(h)= [03], Serv_Word = [1] Fifo(d) [ 2]: Service Address(d) = 16 TF = [1] ETC(d) = 1 L1Req(h) = [03] Fifo(d) [ 3]: Service Address = 14 LV1Id(h) = [00] BC(h) = [002] Fifo [ 4]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 5]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 6]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Fifo(d) [ 1]: Header(d)[ 3]. BC(h) = [2a3], LV1Id(h)= [04], Serv_Word = [1] Fifo(d) [ 2]: Service Address(d) = 16 TF = [0] ETC(d) = 1 L1Req(h) = [03] Fifo(d) [ 3]: Service Address = 14 LV1Id(h) = [00] BC(h) = [003] Fifo [ 4]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 5]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 6]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415])

Send ReadErrorReq DataAqEn is ‘0’. Action clears all counters. If DataAqEn is ‘1’ only Error counters old style are cleared. Fifo(d) [ 1]: Service Address(d) = 16 TF = [1] ETC(d) = 4 L1Req(h) = [0c] Fifo(d) [ 2]: Service Address = 14 LV1Id(h) = [00] BC(h) = [000] Fifo(d) [ 3]: Service Address(d) = 15 Skipped(d) = [ 0] Fifo(d) [ 4]: Service Address(d) = [ 0] Service Count(d) = [ 0] Fifo(d) [ 5]: Service Address(d) = [ 1] Service Count(d) = [ 0] Fifo(d) [ 6]: Service Address(d) = [ 2] Service Count(d) = [ 0] Fifo(d) [ 7]: Service Address(d) = [ 3] Service Count(d) = [ 0] Fifo(d) [ 8]: Service Address(d) = [ 4] Service Count(d) = [ 0] Fifo(d) [ 9]: Service Address(d) = [ 5] Service Count(d) = [ 0] Fifo(d) [ 10]: Service Address(d) = [ 6] Service Count(d) = [ 0] Fifo(d) [ 11]: Service Address(d) = [ 7] Service Count(d) = [ 0] Fifo(d) [ 12]: Service Address(d) = [ 8] Service Count(d) = [ 0] Fifo(d) [ 13]: Service Address(d) = 9 FifoFull(d) = [ 0] Fifo(d) [ 14]: Service Address(d) = [10] Service Count(d) = [ 2] Fifo(d) [ 15]: Service Address(d) = [11] Service Count(d) = [ 2] Fifo(d) [ 16]: Service Address(d) = [12] Service Count(d) = [ 2] Fifo(d) [ 17]: Service Address(d) = [13] Service Count(d) = [ 2] Fifo(d) [ 18]: Service Address(d) = [19] Service Count(d) = [ 2] Fifo(d) [ 19]: Service Address(d) = [20] Service Count(d) = [ 2] Fifo(d) [ 20]: Service Address(d) = [21] Service Count(d) = [ 2] Fifo(d) [ 21]: Service Address(d) = [22] Service Count(d) = [ 2] Fifo(d) [ 22]: Service Address(d) = [23] Service Count(d) = [ 2] Fifo(d) [ 23]: Service Address(d) = [24] Service Count(d) = [ 2] Fifo(d) [ 24]: Service Address(d) = [25] Service Count(d) = [ 2] Fifo(d) [ 25]: Service Address(d) = [26] Service Count(d) = [ 2] Fifo(d) [ 26]: Service Address(d) = [27] Service Count(d) = [ 2] Fifo(d) [ 27]: Service Address(d) = [28] Service Count(d) = [ 2] Fifo(d) [ 28]: Service Address(d) = [29] Service Count(d) = [ 2] Fifo(d) [ 29]: Service Address(d) = [30] Service Count(d) = [ 2] Fifo(d) [ 30]: Service Address(d) = [31] Service Count(d) = [ 2] Fifo(d) [ 1]: Service Address(d) = 16 TF = [1] ETC(d) = 0 L1Req(h) = [00] Fifo(d) [ 2]: Service Address = 14 LV1Id(h) = [7f] BC(h) = [000] Fifo(d) [ 3]: Service Address(d) = 15 Skipped(d) = [ 0] Fifo(d) [ 4]: Service Address(d) = [ 0] Service Count(d) = [ 0] Fifo(d) [ 18]: Service Address(d) = [19] Service Count(d) = [ 0] Fifo(d) [ 19]: Service Address(d) = [20] Service Count(d) = [ 0] Fifo(d) [ 20]: Service Address(d) = [21] Service Count(d) = [ 0] Fifo(d) [ 21]: Service Address(d) = [22] Service Count(d) = [ 0] Fifo(d) [ 22]: Service Address(d) = [23] Service Count(d) = [ 0]

Skipped trigger test. 3 triggers are send in EOCHL_V2, 500 nsec apart. TriggerCount = 15, so 45 triggers are send into the columns. 27 triggers are skipped, see red words. 18 events events are read from the collumns = 45 triggers. Fifo(d) [ 1]: Header(d)[ 1]. BC(h) = [2a3], LV1Id(h)= [00], Serv_Word = [1] Fifo(d) [ 2]: Service Address = 14 LV1Id(h) = [00] BC(h) = [001] Fifo [ 3]: Data: col=[11] row=[ 68] Tot=[14, 9] (pix=[ 3427, 3428]) Fifo [ 4]: Data: col=[11] row=[ 68] Tot=[14, 9] (pix=[ 3427, 3428]) Fifo [ 5]: Data: col=[11] row=[ 68] Tot=[14, 9] (pix=[ 3427, 3428]) Fifo [ 6]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 7]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 8]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 9]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 10]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Fifo(d) [ 1]: Header(d)[ 2]. BC(h) = [2a4], LV1Id(h)= [00], Serv_Word = [1] Fifo(d) [ 2]: Service Address(d) = 15 Skipped(d) = [ 14] Fifo [ 3]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 4]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 5]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Fifo(d) [ 1]: Header(d)[ 3]. BC(h) = [2a5], LV1Id(h)= [00], Serv_Word = [1] Fifo(d) [ 2]: Service Address(d) = 15 Skipped(d) = [ 27] Fifo [ 3]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 4]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 5]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Fifo(d) [ 1]: Header(d)[ 4]. BC(h) = [2a6], LV1Id(h)= [00], Serv_Word = [0] Fifo [ 2]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 3]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 4]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Data left out to fit page. Fifo(d) [ 1]: Header(d)[17]. BC(h) = [2cd], LV1Id(h)= [02], Serv_Word = [0] Fifo [ 2]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 3]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 4]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415]) Fifo(d) [ 1]: Header(d)[18]. BC(h) = [2db], LV1Id(h)= [02], Serv_Word = [0] Fifo [ 2]: Data: col=[15] row=[182] Tot=[ 8,14] (pix=[ 4885, 4886]) Fifo [ 3]: Data: col=[16] row=[182] Tot=[ 4,14] (pix=[ 5221, 5222]) Fifo [ 4]: Data: col=[ 5] row=[ 71] Tot=[11, 5] (pix=[ 1414, 1415])