Field Programmable Analog Arrays (FPAAs) Anthony Chan ECE1352F Presentation.

Slides:



Advertisements
Similar presentations
1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho.
Advertisements

Tours, 20 June 2002 Field Programmable Analog Arrays: The New Art of Analog Signal Processing CRESITT Industrie Seminar Andreas Kramer.
Designing a EMC Compatible Electronic Meter using AD7755 a.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Electronics’2004, Sozopol, September 23 Design of Mixed Signal Circuits and Systems for Wireless Applications V. LANTSOV, Vladimir State University
ISPD’2005, San Francisco April 5, 2005 Mapping Algorithm for Large-scale Field Programmable Analog Array (FPAA) Faik Baskaya, Sasank Reddy, Sung Kyu Lim,
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.
Neural Cross Correlation For Radio Astronomy Chipo N Ngongoni Supervisor: Professor J Tapson Department of Electrical Engineering, University of Cape Town.
Lecture 10 – The basics of Digital Signal Processing.
Lecture 3: Field Programmable Gate Arrays II September 10, 2013 ECE 636 Reconfigurable Computing Lecture 3 Field Programmable Gate Arrays II.
Introduction to Analog-to-Digital Converters
EMC Technology Roadmapping: A Long-Term Strategy Marcel van Doorn Philips Applied Technologies EM&C Competence Center Eindhoven, The Netherlands, March.
High-Voltage High Slew-Rate MOSFET Op-Amp Design 2005 Engineering Design Expo University of Idaho Erik J. Mentze Jennifer E. Phillips April 29, 2005 Project.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
ADVANCED INTEGRATED CIRCUITS Eugenio Culurciello Spring 2005 Yale University SWITCHED CAPACITORS CIRCUITS.
4.2 Digital Transmission Pulse Modulation (Part 2.1)
ECE1352F University of Toronto 1 60 GHz Radio Circuit Blocks 60 GHz Radio Circuit Blocks Analog Integrated Circuit Design ECE1352F Theodoros Chalvatzis.
General FPGA Architecture Field Programmable Gate Array.
Robust Low Power VLSI Selecting the Right Conference for the BSN FIR Filter Paper Alicia Klinefelter November 13, 2011.
Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.
Challenges in Implementation of FPAA/FPGA Mixed-signal Technology
04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
April 15, Synthesis of Signal Processing on FPGA Hongtao
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
1 An FPGA-Based Novel Digital PWM Control Scheme for BLDC Motor Drives 學生 : 林哲偉 學號 :M 指導教授 : 龔應時 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL.
ANALOG VS DIGITAL. Audio Voltage Ampere Signal Transistor Capacitor Hz GHZ AD convertor Decibels.
1 Adrian Stoica Jet Propulsion Laboratory ehw.jpl.nasa.gov Evolvable Hardware for Automated Design and Autonomous.
Kuang-Yu,Li 2013 IEE5011 –Autumn 2013 Memory Systems Duty Cycle Correctors (DCC) In GDDR5 SDRAM Kuang-Yu, Li Department of Electronics Engineering National.
Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.
Neural Cross-Correlation For Radio Astronomy Chipo N Ngongoni Supervisor: Professor J Tapson Department of Electrical Engineering, University of Cape Town.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
1 EENG 2710 Chapter 0 Introduction. 2 Chapter 0 Homework None.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
A Large Surface Photomultiplier based on SiPM Carlos Maximiliano Mollo, INFN Naples, Italy Dr. Carlos M. Mollo - A Large Surface Photomultiplier based.
A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.
1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.
LC Voltage Control Oscillator AAC
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
High Speed Analog to Digital Converter
Prof. Dr. Martin Brooke Bortecene Terlemez
Chapter 7: Building Blocks integrated-Circuit Amplifiers.
June 2005Computer Architecture, Background and MotivationSlide 1 Part I Background and Motivation.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights Reserved Floyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
Low Power, High-Throughput AD Converters
1 Analog versus Digital Information-bearing signals can be either analog or digital. Analog signal takes on a continuous range of amplitude values. Whereas.
Dynamically Reconfigurable Neurons. This presentation summaries the progression achieved up to date. Artificial Neural Networks Implementing the ANNs.
Hardware Description Languages ECE 3450 M. A. Jupina, VU, 2014.
Introduction to Digital Electronics Lecture 1 : Background.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
Data Encoding Data Encoding refers the various techniques of impressing data (0,1) or information on an electrical, electromagnetic or optical signal that.
Introduction to VLSI ASIC Design and Technology
An FPGA Implementation of a Brushless DC Motor Speed Controller
R&D activity dedicated to the VFE of the Si-W Ecal
Overview of the project
Li HAN, Sam Huh, and Neal H. Clinthorne
AC Inlet & AC Input Filter
Neural Cross-Correlation For Radio Astronomy
FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM
Data Encoding Data Encoding refers the various techniques of impressing data (0,1) or information on an electrical, electromagnetic or optical signal that.
PRESS RELEASE DATA SHEETS
ENGR 1 Presentation Thomas Matthews.
Programmable logic and FPGA
Presentation transcript:

Field Programmable Analog Arrays (FPAAs) Anthony Chan ECE1352F Presentation

2 FPAAs Why Use Programmable Analog Switched Capacitors – Current Tech Pulse Based – Current Research Future of FPAAs Conclusions Agenda

3 FPAAs Faster Prototyping Faster Time-to-Market Shorter Design Cycles Design integration Improved component matching Why Programmable Analog?

4 FPAAs Structure

5 FPAAs Routing Architecture

6 FPAAs Continuous Time vs. Discrete Time Discrete Time Switched Capacitor Design (Current) Pulse Based Design (Under Research) CAB Implementation

7 FPAAs Switched Capacitor Based Design

8 FPAAs Design of SC circuits quite mature Switches already present in FPAA Allows for better accuracy than RC 0.05% - 0.2% vs. 10% - 30% 0.05% - 0.2% vs. 10% - 30% Benefits of SC Design

9 Currently limited to 1MHz Versatile design possibilities FPAAs Performance of SC Design

10 FPAAs Limitations on switching frequency Require non-overlapping clocks Require non-overlapping clocks Voltage used to represent signal Signal still susceptible to noise Signal still susceptible to noise Increased mixed signal noise Problems with SC Design

11 FPAAs Uses time to represent transmitted signal in the form of PWM Uses of digital signals levels Noise immunity Noise immunity Relatively new area of research Limited functionality Limited functionality Complete design not yet available Complete design not yet available Pulse Based Design

12 FPAAs Pulse Signals

13 FPAAs Pulse Based Integrator

14 FPAAs Pulse Based Performance

15 FPAAs Performance Comparison Voltage DomainPulse Based

16 FPAAs SC designs will dominate commercially Improvements must be acheived Improvements must be acheived FPAAs may lead to FPMAs Natural evolution of mixed-signal design Natural evolution of mixed-signal design Question of viability must be answered FPAAs vs. FPGA comparison FPAAs vs. FPGA comparison 8MHz vs. +1Gbps 8MHz vs. +1Gbps Future of FPAAs

17 FPAAs Programmable Analog has potential SC Designs currently quite functional SC Designs currently quite functional Pulse designs could offer improvement Pulse designs could offer improvement Requires additional development FPAA vs. FPGA needs better analysis Conclusions

18 FPAAs 1. D. R. D’Mello, P. G. Gulak, “Design Approaches to Field-Programmable Analog Integrated Circuits”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 7-35, September H. Kutuk, S. M. Kang, “A Switched Capacitor Approach to Field-Programmable Analog Array Design”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 51-65, September A. Bratt, I. Macbeth, “DPAD-2 A Field Programmable Analog Array”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 67-89, September A. Hamilton, K. Papathanasiou, “Reconfigurable Analogue Systems: The Pulse-Based Approach”, IEE Proceedings-Computers and Digital Techniques, Vol 147, No. 3, pg , May A. Hamilton, K. Papathanasiou, T. Brandtner, “Palmo: Pulse-Based Signal Processing for Programmable Analog VLSI”, IEEE Transactions on Circutis and Systems II – Analog and Digital Signal Processing, Vol 49, No. 6, pg , June Anadigm Website – References