DESY test beam (DAQ integration, measurement plans, analysis) Mathieu Benoit.

Slides:



Advertisements
Similar presentations
Integrating Timepix(3) Szymon Kulis, Mathieu Benoit, Bas van der Heijden, Frans Schreuder, Henk Boterenbrood, MvB and the Timepix3 designers Xavi Llopart,
Advertisements

MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.
Developing the Timepix Telescope Planning a Future Timepix Telescope Richard Plackett – VELO Testbeam Meeting CERN, 7th October 09.
Using the EUDET pixel telescope for resolution studies on silicon strip sensors with fine pitch Thomas Bergauer for the SiLC R&D collaboration 21. May.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
-1- Current Telescope Strengths High resolution (~2.5um) Adaptability Ease of use – Currently borrowed by SPS collimator group Weaknesses Small number.
Laser DCS meeting, Utrecht, 13 June 2005Børge Svane Nielsen, NBI1 TPC laser controls adjustable mirrors Laser Controls, Power, Cooling DCS: 1/ Laser controls.
Calibration, simulation and test-beam characterisation of Timepix hybrid-pixel readout assemblies with ultra-thin sensors International Workshop on Future.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
Tobias Haas DESY 7 November 2006 A Pixel Telescope for Detector R&D for an ILC Introduction: EUDET Introduction: EUDET Pixel Telescope Pixel Telescope.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
Mainz hardware activities - clock module for TB spring R.Degele, P.Kiese,U.Schäfer, A.Welker Mainz Uli Schäfer 1.
David Cussans/Scott Mandry, NIKHEF, October 2008 TLU v0.2.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
SITRA Test beams Simulations Zdeněk Doležal Charles University Prague Annual EUDET meeting Munich October 2006.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
Who is UMA ? Peter Fischer, I. Peric, F. Giesen, V. Kreidl Lehrstuhl für Schaltungstechnik und Simulation Institut für Technische Informatik Universität.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
26 Jan 2010Paul Dauncey1 DESY beam test preparations Paul Dauncey.
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
SiTRA test beams at CERN: infrastructure developments and results Annual EUDET meeting NIKHEF Alexandre CHARPY.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013David Cussans, AIDA WP9.3, DESY1.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 Parallel - DAQ Status, Emlyn Corrin, 8 Oct 2007 EUDET Annual Meeting, Palaiseau, Paris DAQ Status.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
CALICE / Silicon PM activities Detector and readout electronics development Development of a system for mass production of AHCAL “HBU” scintillator/PCB.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 - Data Acquisition Status Report Daniel Haas DPNC Genève Extended SC Meeting 1 Sep 2008.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Ingrid-Maria Gregor, DESY, JRA1 Milestone JRA1: Pixel Telescope Test Beam Campaigns Pixel Telescope: Status Demonstrator Testbeam 1 (DESY) Testbeam 2 (DESY)
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
SRB data transmission Vito Palladino CERN 2 June 2014.
JRA 1 Status Tobias Haas DESY 19 December EUDET SC Meeting, 19 December Brainstorming, 3/4 DESY 15 people present, 3 via VRVS 15 people present,
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
Taikan Suehara, CALICE meeting at KEK, 20 Apr page 1 Report from CALICE DAQ Task Force Taikan Suehara (Kyushu University, Japan)
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
JRA1 – JRA2 Interface Tobias Haas DESY 4 January 2006.
Timepix test-beam results and Sensor Production Status Mathieu Benoit, PH-LCD.
TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
DHH at DESY Test Beam 2016 Igor Konorov TUM Physics Department E18 19-th DEPFET workshop May Kloster Seeon Overview: DHH system overview DHE/DHC.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
AIDA (mini) Trigger/Timing Logic Unit (mini TLU) Introduction Status Plans Summary 21/11/2013David Cussans, AIDA WP9.3, DESY1.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
DUT integration DAQ buffers & data format
Wing-LDA Timing & performance Beam Interface (BIF)
AHCAL Beam Interface (BIF)
RD51-WG X June test beam experience: useful information for October
Test Stand Status and Plans
ECAL Integration / CALICE DAQ task force
Status of the Beam Phase and Intensity Monitor for LHCb
Nikhef/Bonn LepCol meeting
Silicon Lab Bonn Physikalisches Institut Universität Bonn
Status of the Merlin Readout System
Testbeam Timing Issues.
TIMEPIX TESTBEAM TELESCOPE FOR AIDA
Timepix for the AIDA Telescope
Sheng-Li Liu, James Pinfold. University of Alberta
AIDA (mini) Trigger/Timing Logic Unit (mini TLU)
Orsay Talks Christophe : General questions and future developments.
Presentation transcript:

DESY test beam (DAQ integration, measurement plans, analysis) Mathieu Benoit

Outline DAQ Integration – M-i-M TLU Interface testing – Timepix Producer Status TestBeam Measurement plans

M-i-M TLU Man-in-the-Middle TLU Reader is a interface to the trigger logic unit used by the EUDET Telescope – Handle the handshake on each trigger with the telescope system, transmit Event Number and synchronize with Timepix Producer via standard ethernet connection – Handle the FITPix readout trigering and BUSY – Provide full digital control of Timepix Trigerring Control through ethernet using a simple dependence free, open Library Compatible with mostly any PMOD equipped FPGA Developpement board – Reusable for CLICPix readout, Timepix3 readout – Low cost (~300 CHF) Possibility for other Use – TDC (see next slides) – Stand-Alone trigger interface to fitpix – Synchronisation studies (proposed by DESY)

M-I-M TLU TLU Timepix + FITPix Microblaze (C code) PHY Communication to PC TLU Reader, TDC, etc Trigger,Reset Trigger Clock,BUSY Trigger Busy MIMTLU

MIMTLU to increase track rate (Method 1) MIMOSA26 only sensitive for 220 us, but is essentially dead time free Timepix can readout out for arbitrary time, but long dead time (20-30 ms) MIMTLU can to scale the trigger rate sent to Timepix to keep shutter open for longer periods ~O(ms). The producer can then send data for many TLU trigger in one event, every X event. Telescope still send data every event Chunk of X telescope event are merged offline to match Timepix events Advantage -> Increase trackrate, disadvantage -> We loose online monitoring Backup solution to increase trigger rate

Modification to telescope to increase track rate (Method 2) Mimosa26 actual readout actually read 100s of frame per trigger, throw most of them away and keep only two I am looking into modifying the MIMOSA26 Labview Readout to change the number of frame kept per readout – Experts say it should be possible. – To be tested in the next TB period Preferred to increase trigger rate (until arrival of new TLU)

MIMTLU as TDC MIMTLU can handle trigger up to 3.2kHz Internal clock in FPGA MIMTLU running at 10 MHz – MIMTLU can be used to provide coarse time stamping (~500ns over 10s) of trigger within Timepix Shutter – A CERN Open-Hardware TDC compatible with Spartan6 FPGA claim accuracy down to ~50ps!! 2.5kHz High-Precision Pulser Absolute Resolution (over 2ms) Pulse-to-pulse timing (over 2ms)

Measurement plan for June Alignement Run, Telescope Only (1M Trigger, 1-2h) 2.Alignement Run, Telescope plus Timepix at 0 degree, TOT Mode (3h) 3.TOA Run with Various Shutter length/Clock (~ 1M Trigger, 0.5 day) 4.Optimization of Telescope plane distance (0.5 Day ) 5.High Track rate run, method 1 & 2 (1 day) 6.MIMTLU TDC Run/ CLICPix Readout Synchronization tests (0.5,1 day) 7.Power Pulsing Run (If DSG available) ~(1M trigger, 0.5 day) 8.Arrhus Specific measurements (1-2 days)

Lab issues There has been issue with material disapearing from the Vertex lab Euro/swiss adapters Lemo, scalpels, soldering equipement USB cables Soldering Iron was broken and not fixed Etc … Would it make sense to ask for a wall to be built to control access ? It would also define better the protected zone (RP) With CLICPix/Timepix3 developpement coming, it would be useful to have a second setup table for precision measurement (for example with scintillator fingers from DT, IR Lasers) Melles griot has affordable lab table with BreadBoard for < 4500CHF