Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET.

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide BJT Lab V2.0.
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-time User Guide for Piecewise.
1 ELEC 422 Applied Integrated Circuit Design Section 2: MOS Fundamentals Chuping Liu [Adapted from Rabaey’s Digital Integrated Circuits, ©2003, J. Rabaey.
Chapter 6 The Field Effect Transistor
Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to PN Junction.
Lecture 11: MOS Transistor
Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Lecture #16 OUTLINE Diode analysis and applications continued
Outline Introduction – “Is there a limit?”
The metal-oxide field-effect transistor (MOSFET)
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
Mobility Chapter 8 Kimmo Ojanperä S , Postgraduate Course in Electron Physics I.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to OMEN Nanowire**
ECE 342 Electronic Circuits 2. MOS Transistors
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
6.1 Transistor Operation 6.2 The Junction FET
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Chapter 5: Field Effect Transistor
1 Metal-Oxide-Semicondutor FET (MOSFET) Copyright  2004 by Oxford University Press, Inc. 2 Figure 4.1 Physical structure of the enhancement-type NMOS.
ECE 875: Electronic Devices Prof. Virginia Ayres Electrical & Computer Engineering Michigan State University
Introduction to FinFet
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide Drift-Diffusion.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
Chapter 4 Field-Effect Transistors
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Short Channel Effects in MOSFET
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to MOSCAP*
The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First time user guide for RTD-NEGF.
Network for Computational Nanotechnology (NCN) Gerhard Klimeck Berkeley, Univ. of Florida, Univ.of Illinois, Norfolk State, Northwestern, Purdue, Stanford,
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Source-gated Transistor Seokmin Hong. Why do we need it? * Short Channel Effects Source/Drain Charge Sharing Drain-Induced Barrier Lowering Subsurface.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
Transistors (MOSFETs)
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP OMEN Nanoiwre* Supporting Document.
Fatemeh (Samira) Soltani University of Victoria June 11 th
MOSFET V-I Characteristics Vijaylakshmi.B Lecturer, Dept of Instrumentation Tech Basaveswar Engg. College Bagalkot, Karnataka IUCEE-VLSI Design, Infosys,
UNIT II : BASIC ELECTRICAL PROPERTIES
MOS Field-Effect Transistors (MOSFETs)
GOVERMENT ENGINEERING COLLEGE
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Short channel effects Zewei Ding.
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Beyond Si MOSFETs Part 1.
Presentation transcript:

Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET V1.2.2 Saumitra Mehrotra*, Ben Haley, Gerhard Klimeck Network for Computational Nanotechnology (NCN) Electrical and Computer Engineering *

Saumitra R Mehrotra Table of Contents Introduction »What is a MOSFET? 3 »What is a SOI-MOSFET? 4 What Can Be Simulated by the MOSFET Tool? 5 What if You Just Hit “Simulate”? 10 Some Examples »What if the Channel Length is Changed? 11 »SOI versus Bulk MOSFET 12 Tool Limitations and General Comments 13 References 14 2

Saumitra R Mehrotra What is a MOSFET? metal–oxide–semiconductor field-effect transistor : (MOSFET, MOS-FET, or MOS FET) is a device used to amplify or switch electronic signals. Substrate SourceDrainChannel Oxide Gate Gate: Polysilicon or Metal (eV) Oxide: SiO 2 used as the dielectric (nm) Channel: n-type doped semiconductor for PMOS and p-type doped for NMOS Source/Drain: Heavily doped regions in contact with channel Substrate: Base semiconductor material 3

Saumitra R Mehrotra What is a SOI MOSFET? Buried oxide SourceDrainChannel Oxide (Silicon on Insulator) metal–oxide–semiconductor field-effect transistor (SOI) MOSFET : semiconductor device formed above an insulator Advantages Better gate control* over thinner channel Reduces short channel effects* Disadvantages Increases parasitic resistance * Quantization effects come in leading to increasing (threshold voltage) V t Gate *Refer [1] for detailed description of working of a MOSFET. 4

Saumitra R Mehrotra What Can Be Simulated by the MOSFET Tool? MOSFET simulation with different geometry types Bulk nMOS & pMOS SOI nMOS & pMOS 5

Saumitra R Mehrotra What Can Be Simulated by the MOSFET Tool? Design different MOSFET structures More nodes: higher accuracy but more compute time 3 different doping profiles to simulate real devices: Uniform Gaussian S/D Gaussian S/D + Halo [2] Modern MOSFET structure.[2] 6

Saumitra R Mehrotra What Can Be Simulated by the MOSFET Tool? CONMOB: Ionized Impurity scattering FLDMOB: Velocity Saturation model GATMOB: Gate-field mobility model Refer [3] below to know more about the models. [3] oc/padre-ref/mater.htmlhttp://nanohub.org/resource_files/tools/padre/d oc/padre-ref/mater.html Set material parameters and model No poly depletion included in simulations Bandgap, dielectric constant, and barrier height can be tuned to simulate another materials 7

Saumitra R Mehrotra What Can Be Simulated by in the MOSFET Tool? Output from MOSFET tool Both Id-Vg and Id-Vd curves can be simulated during the same run Keep number of bias points at 0.1 V spacing for better convergence Substrate SourceDrainChannel Oxide Plot along depth Plot along length 8

Saumitra R Mehrotra What Can Be Simulated by the MOSFET Tool? In 2D,1D(along x) and 1D(along y) Doping profile (/cm3) Potential profile (V) Electron density (/cm3) Hole density (/cm3) Electric field (V/cm) Quasi-Fermi level (eV) Output Characteristics: Id-Vg & Id-Vd 9

Saumitra R Mehrotra What If You Just Hit Simulate? Default setting simulates Id-Vg characteristics for N-type MOSFET: Channel length, L=100nm Oxide thickness,T ox =2nm Channel doping, N ch =1e18/cm3 Id-Vg simulated are at Vd=0.05V (low) & Vd=1.5V (high) DIBL ~38.2 mV/V SS ~ 80 mV/dec Ion/Ioff ~ 4.8x10 3 Long channel device behavior 10

Saumitra R Mehrotra Example: What if the Channel Length is Changed? Id-Vg comparison between MOSFET with Lc=50nm & Lc=100nm Lc=50nm (highlighed) Lc=100nm (background) Severe short channel effects [3] at Lc=50nm.Vd=1.5V(red) & Vd=0.05(blue) High OFF state current* High DIBL* High Subthreshold slope* *Please refer to reference [3] for more information about short channel effects in MOSFETS DIBL: Drain Induced Barrier Lowering Barrier lowered for Lc=50nm 11

Saumitra R Mehrotra Example: SOI versus Bulk MOSFET Id-Vg comparison between bulk and SOI MOSFET with Lc=50nm SOI MOSFET (highlighed) Bulk MOSFET (background) Improved short channel effects [3] for SOI-MOS (10 nm body thickness) over bulk-MOS at Lc=50nm. Vd=1.5V(red) & Vd=0.05(blue) Lower Ioff Lower DIBL Lower subthreshold slope Please refer [3] for more information about Short Channel Effects in MOSFETS SOIBulk SS(mV/dec)

Saumitra R Mehrotra Tool Limitations and General Comments No polydepletion effects are included in the simulations. Quantum effects are not present in the simulations. »This is important for SOI simulation with very thin (<5nm) body thickness Few bias points during the large bias sweep (Vg or Vd sweep) might lead to non convergence. Take note of the location of 1D output plots while running the simulation (i.e. output profile should lie in the desired region of interest). Please use the following link to submit any issues/comment: If you reference this work in a publication, please cite as follows: Matteo Mannino; Shaikh S. Ahmed; Gerhard Klimeck; Dragica Vasileska; Xufeng Wang; Himadri Pal (2006), "MOSFet," DOI: 10254/nanohub-r452.7.DOI 13

Saumitra R Mehrotra References [1] MOSFET OPERATION DESCRIPTION: [2] MODERN MOSFET STRUCTURE (image) [3] PADRE DEVICE SIMULATOR MANUAL: [4] PADRE SIMULATOR: 14