LHCb-week June 2005 OT 1 Dirk Wiedner 1 MHz Readout and Zero Suppression for the Outer Tracker Dirk Wiedner, Physikalisches Institut der Universität Heidelberg.

Slides:

Advertisements

Similar presentations

GSI Event-driven TDC with 4 Channels GET4

Advertisements

Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.

Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.

Muon Electronic Upgrade Data Format. 32 bits nODE Architecture: remarks Six 32 input channels nSYNC for each nODE Three nSYNC per GBT LLT implemented.

January 11, Data Format for MICE Trackers Tracker Data Readout Basics Preliminary Tracker Data Format and Suitability for VME Data Transfers. Questions.

1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.

TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 1 Readout of the OTIS for the Outer Tracker LHCb Week Geneva 2001,

MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.

Outer Tracker Electronics ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ chambercounting room ~100m Ulrich Uwer University of Heidelberg LHCb Electronics.

Outer Tracker Electronics ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ chambercounting room ~100m Ulrich Uwer University of Heidelberg LHCC Review.

LHCb optical link meeting June Dirk Wiedner Emcore vs. Agilent RX modules Dirk Wiedner, Physikalisches Institut der Universität Heidelberg.

U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.

FF-LYNX R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della.

Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.

 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Outer Tracker meeting NIKEF 27 July Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität.

14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.

U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.

Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)

Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.

September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.

FE Electronics - Overview ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ counting room ~100m FE Electronics on the detector GOL Electronics Service.

Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 3 June 2003 Common L1 Workshop Use in Calorimeter Old design with.

Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.

LHCb front-end electronics and its interface to the DAQ.

Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.

TDC in ACTEL FPGA Tom Sluijk Hans Verkooijen Albert Zwart Fabian Jansen.

Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.

Kraków4FutureDaQ Institute of Physics & Nowoczesna Elektronika P.Salabura,A.Misiak,S.Kistryn,R.Tębacz,K.Korcyl & M.Kajetanowicz Discrete event simulations.

Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.

GBT SCA overview Slide 1-5 Work status Slide 6-10 Shuaib Ahmad Khan.

TDC With Hit Rate Limiter 96 Ch TDC T1 T0 DV Counter Hit Rate Limiter (7/256CK212) DVLD CLR CK212 L/S LD TDC/HRL CC[5..2] 4hits/256CK212, 4hits/1.2  s.

NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.

January 17, MICE Tracker Firmware Dead Time and Muon Detection Studies for the MICE Tracker Tracker Data Readout Basics Progress in Increasing Fraction.

The trigger-less TBit/s readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 24 Sep 20131Dirk Wiedner TWEPP2013.

Production and Testing of the LHCb Outer Tracker Front End Readout Electronics Eduard Simioni, NIKHEF On Behalf of the LHCb OT group NIKHEF, National Institut.

TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.

Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.

SuperB DAQ U. Marconi Padova 23/01/09. Bunch crossing: 450 MHz L1 Output rate: 150 kHz L1 Triggering Detectors: EC, DC The Level 1 trigger has the task.

FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,

Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.

The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.

C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.

The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.

LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.

Straw readout status Run 2016 Cover FW SRB FW.

LHCb Outer Tracker Electronics 40MHz Upgrade

DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &

Electronics Trigger and DAQ CERN meeting summary.

2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.

PID meeting SCATS Status on front end design

DCH FEE 28 chs DCH prototype FEE &

TELL1 A common data acquisition board for LHCb

TRT ROD Data Compression

Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan

LHCb Electronics Brainstorm

The LHCb Level 1 trigger LHC Symposium, October 27, 2001

The CMS Tracking Readout and Front End Driver Testing

PID meeting Mechanical implementation Electronics architecture

Digitally subtracted pulse between

The LHCb Front-end Electronics System Status and Future Development

TELL1 A common data acquisition board for LHCb

Fiber Optic Transciever Buffer

Presentation transcript:

LHCb-week June 2005 OT 1 Dirk Wiedner 1 MHz Readout and Zero Suppression for the Outer Tracker Dirk Wiedner, Physikalisches Institut der Universität Heidelberg

LHCb-week June 2005 OT 2 Dirk Wiedner FE-Data Overview 1 optical link/FE-box: 128 channel Data Data = header+drifttime 1-2 O-RxCards/TELL19 9 optical links per O-Rx 9 (18) x 128 channels 6 % expected occupancy 4 x OTIS TDC Data GOL-Aux Board O-RxCard TELL1 FE-Box 9 x 1 (2) x

LHCb-week June 2005 OT 3 Dirk Wiedner Zero suppression algorithm outline A)Hit-Pattern Data Format One Hit bit for each OT Straw-Channel Fixed event size: 172 (334) byte per TELL1 B)Zero-suppressed Data Format Channel Address for valid hits Variable event size: 172 (334) 11.5% occupancy

LHCb-week June 2005 OT 4 Dirk Wiedner Implementation for Hit-Pattern Data Format Extract Bunch-ID, L0-ID, Detector Location from TDC header Generate Bank header, TELL1 header, GOL header Parse the incoming OT data stream for non-zero drift time, set hit-bit Rearrange Data and output to L1 link-wise: 1 Byte GOL-address, 16 bytes Hit-Pattern

LHCb-week June 2005 OT 5 Dirk Wiedner... TDC 0TDC 35 HEADER DATA GOL0 TDC 3 TDC2 TDC1 TDC0 GOL8 TDC35 TDC34 TDC33 TDC32... BANK HEADER TELL1 HEADER GOL HEADER HIT-PATTERN DATA Front End L1 Farm Switch

LHCb-week June 2005 OT 6 Dirk Wiedner Implementation for Zero-suppressed Data Format Build data headers as for Hit-pattern Parse incoming OT data stream Generate an address byte for each non zero drift time (counter from 0 to 127) Count the number of hits in each link Output data link-wise: GOL address and number of hits (2 bytes) Address of hit channels (1 byte each)

LHCb-week June 2005 OT 7 Dirk Wiedner Expected Performance Pipelined architecture: Latency for Data sync. and extraction ~40 cycles Latency for building Header ~10 cycles Data output 86 (167) cycles for Hit Pattern Data 136 (217) cycles delay between first bit in and last output bit Event size full OT: Hit Pattern: 48 (24) TELL1 x 172 (334)= 8256 (8016) [Bytes] Zero supp.: 48 (24) TELL1 x (28 (46) + occ.[%] x ca.14 (28)) Bytes 8256 (8016) 11.5% occ., 5664 (5424) 6 % occ.

LHCb-week June 2005 OT 8 Dirk Wiedner Impact on data quality Both schemes (hit-pattern and zero suppression) give up drift times: Space resolution 2.5/ mm instead of 200 μm Zero suppression scheme can be upgraded to combine 2 straw tube layers: Resolution ~300 μm Solved ambiguities 5664 (5424) 6% occupancy

LHCb-week June 2005 OT 9 Dirk Wiedner Current status Current algorithm is used for 4-6 link readout Full OT data input synchronization and error checking Reformatting for SDRAM or PCI output Output format: TDC 0 header + full TDC 0 data TDC 1 header + full TDC 1 data...

LHCb-week June 2005 OT 10 Dirk Wiedner Summary Output of Hit-pattern or Zero-suppressed Data Format 1.1 MHz OT Eventsize ≤ 8256 (8016) Bytes Single channel resolution 2.5/ mm Pipelined algorithm ca. 3.4 (5.5) μs full latency Current data formatting can be modified to suggested 1 MHz schemes