 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad.

Slides:



Advertisements
Similar presentations
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
Advertisements

Introduction to Sensitivity Analysis Graphical Sensitivity Analysis
DPIMM-II 2003 UCSD VLSI CAD LAB Compression Schemes for "Dummy Fill" VLSI Layout Data Robert Ellis, Andrew B. Kahng and Yuhong Zheng ( Texas A&M University.
Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.
Minimum Implant Area-Aware Gate Sizing and Placement
Effects of Pad Properties on Cu Dishing During CMP Caprice Gray PhD Student, Mechanical Engineering Tufts University, Medford, MA Intel Intern Presentation.
Dummy Feature Placement for Chemical- mechanical Polishing Uniformity in a Shallow Trench Isolation Process Ruiqi Tian 1,2, Xiaoping Tang 1, D. F. Wong.
Branch & Bound Algorithms
Is Your Layout Density Verification Exact ? Hua Xiang *, Kai-Yuan Chao ‡, Ruchir Puri * and D.F. Wong + * IBM T.J. Watson Research Center + Univ. of Illinois.
1 Sensor Relocation in Mobile Sensor Networks Guiling Wang, Guohong Cao, Tom La Porta, and Wensheng Zhang Department of Computer Science & Engineering.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 27: Datapath Subsystems 1/3 Prof. Sherief Reda Division of Engineering,
Monte-Carlo Methods for Chemical-Mechanical Planarization on Multiple-Layer and Dual-Material Models Supported by Cadence Design Systems, Inc., NSF, the.
Performance-Impact Limited Area Fill Synthesis
Fill for Shallow Trench Isolation CMP
A Combinatorial Maximum Cover Approach to 2D Translational Geometric Covering Karen Daniels, Arti Mathur, Roger Grinde University of Massachusetts Lowell.
Design-Manufacturing Interface Formulations and Algorithms Andrew B. Kahng, CSE 291 Spring 2001
1 A Shifting Strategy for Dynamic Channel Assignment under Spatially Varying Demand Harish Rathi Advisors: Prof. Karen Daniels, Prof. Kavitha Chandra Center.
Practical Iterated Fill Synthesis for CMP Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UVA.
DPIMM-03 1 Performance-Impact Limited Area Fill Synthesis Yu Chen, Puneet Gupta, Andrew B. Kahng (UCLA, UCSD) Supported by Cadence.
Fill for Shallow Trench Isolation CMP Andrew B. Kahng 1,2 Puneet Sharma 1 Alexander Zelikovsky 3 1 ECE Department, University of California – San Diego.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Branch and Bound Algorithm for Solving Integer Linear Programming
Topography-Aware OPC for Better DOF margin and CD control Puneet Gupta*, Andrew B. Kahng*†‡, Chul-Hong Park†, Kambiz Samadi†, and Xu Xu‡ * Blaze-DFM Inc.
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng*, Kingho Tam, Jinjun Xiong.
Closing the Loop in Interconnect Analyses and Optimization: CMP Fill, Lithography and Timing Puneet Gupta 1 Andrew B. Kahng 1,2,3 O.S. Nakagawa 1 Kambiz.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Design of Integrated-Circuit Interconnects with Accurate Modeling of Chemical-Mechanical Planarization Lei He, Andrew B. Kahng* #, Kingho Tam, Jinjun Xiong.
1 Area Fill Generation With Inherent Data Volume Reduction Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky and Yuhong Zheng (UCLA, UCSD,
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky (UCLA, UCSD, UVA.
7/14/ Design for Manufacturability Prof. Shiyan Hu Office: EERC 731.
Abstract A new Open Artwork System Interchange Standard (OASIS) has been recently proposed for replacing the GDSII format. A primary objective of the new.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
Hierarchical Dummy Fill for Process Uniformity Supported by Cadence Design Systems, Inc. NSF, and the Packard Foundation Y. Chen, A. B. Kahng, G. Robins,
Linear Programming Operations Research – Engineering and Math Management Sciences – Business Goals for this section  Modeling situations in a linear environment.
1. The Simplex Method.
Novel Wire Density Driven Full-Chip Routing for CMP Variation Control Huang-Yu Chen †, Szu-Jui Chou †, Sheng-Lung Wang ‡, and Yao-Wen Chang † † National.
Efficient Model Selection for Support Vector Machines
Impact of Nanotopography on STI CMP in Future Technologies D. Boning and B. Lee, MIT N. Poduje, ADE Corp. J. Valley, ADE Phase-Shift W. Baylies, Baytech.
ENCI 303 Lecture PS-19 Optimization 2
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Ken YoussefiMechanical Engineering Dept. 1 Design Optimization Optimization is a component of design process The design of systems can be formulated as.
NTUEE 1 Coupling-Constrained Dummy Fill for Density Gradient Minimization Huang-Yu Chen 1, Szu-Jui Chou 2, and Yao-Wen Chang 1 1 National Taiwan University,
3.4 Linear Programming p Optimization - Finding the minimum or maximum value of some quantity. Linear programming is a form of optimization where.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Chapter 4 Linear Programming: The Simplex Method
Peng Du, Wenbo Zhao, Shih-Hung Weng, Chung-Kuan Cheng, Ronald Graham CSE Dept., University of California, San Diego, CA Character Design and Stamp Algorithms.
CAS 721 Course Project Implementing Branch and Bound, and Tabu search for combinatorial computing problem By Ho Fai Ko ( )
OR Chapter 8. General LP Problems Converting other forms to general LP problem : min c’x  - max (-c)’x   = by adding a nonnegative slack variable.
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis Supported by Cadence Design Systems, Inc., NSF, the Packard Foundation, and State of Georgia’s.
LINEAR PROGRAMMING 3.4 Learning goals represent constraints by equations or inequalities, and by systems of equations and/or inequalities, and interpret.
Example Apply hierarchical clustering with d min to below data where c=3. Nearest neighbor clustering d min d max will form elongated clusters!
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
1 Chapter 5 Branch-and-bound Framework and Its Applications.
1 2 Linear Programming Chapter 3 3 Chapter Objectives –Requirements for a linear programming model. –Graphical representation of linear models. –Linear.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
Layout and fabrication of CMOS circuits
Linear programming Simplex method.
Chapter 4 Linear Programming: The Simplex Method
Closing the Smoothness and Uniformity Gap in Area Fill Synthesis
3.2 Linear Programming 3 Credits AS
Linear Programming.
Is Co-existence Possible?
8.4 Linear Programming p
Linear Programming.
Linear programming Simplex method.
LINEARPROGRAMMING 4/26/2019 9:23 AM 4/26/2019 9:23 AM 1.
Presentation transcript:

 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad to deform  Density control is achieved by adding fill geometries into layout  The Filling Problem  Given: design rule-correct layout in an n × n layout region  Find design rule-correct filled layout, such that:  No fill geometry is added within distance B of any layout feature, and:  Min-Var objective : no fill is added into any window with density  U, and minimum window density in the filled layout is maximized, or:  Min-Fill objective : number of filling features is minimized, and density of any window remains within given range (LB, UB)  Industry context : fixed-dissection regime:  Density constraints imposed only for fixed set of w  w windows  Layout partitioned by r 2 fixed dissections  Each w  w window is partitioned into r 2 tiles Crucial model element: determining the effective initial pattern density  (x,y)  Spatial Local Density:  Effective Local Density:  Model for oxide planarization via CMP z=0 z0z0 z1z1 Oxide Pattern Y. Chen, A. B. Kahng, G. Robins, A. Zelikovsky Computer Science Department of University of Virginia Nitride Silicon nitride deposition etch shallow trenches through nitride silicon oxide deposition Oxide remove excess oxide partially nitride by CMP nitride stripping  STI CMP Model  STI post-CMP variation: controlled by changing the feature density distribution  Compressible pad model: polishing occurs on up/down areas after some step height  Dual-material polish model: two different materials for top & bottom surfaces  Previous methods  Min-Var objective: minimize max height variation  Min-Fill objective: minimize total inserted fills, while keeping given lower bound  Monte-Carlo method for STI Min-Var  Calculate priority of tile(i,j) as  H -  H (i, j, i ’, j ’ )  Pick the tile for next filling randomly  If the tile is overfilled, lock all neighboring tiles  Update tile priority  MC/Greedy methods for STI Min-Fill  Find a solution with Min-Var objective to satisfy the given lower bound  Modify the solution with respect to Min-Fill objective  Multiple-layer Oxide Layer 0 Layer 1  Multiple-layer density model  Linear Programming formulation  Min M  Subject to:  Multiple-layer Oxide Fill Objectives  Sum of density variations can not guarantee the Min-Var objective on each layer  Maximum density variation across all layers  Multiple-Layer Monte-Carlo Approach  Tile stack: column of tiles  Effective density of tile stack: sum of effective densities of all tiles in stack layer 3 layer 2 layer 1 Tile Stack  Multiple-Layer Monte-Carlo Approach  Compute slack area, cumulative effective density of tile stack  Calculate tile stack’s priority according to cumulative effective density  While (sum of priorities > 0 ) Do:  Randomly select a tile stack according to its priority  From bottom to top layer, check for fill insertion feasibility  Update slack area and priority of the tile stack  If no slack area is left, lock the tile stack ILD thickness Features Dummy features ILD thickness  Shallow Trench Isolation (STI) STI Fill is a non-linear programming problem!  Fixed-dissection analysis ≠ floating window analysis  Fill result will not satisfy the given bounds  Previous filling methods fail to consider smoothness gap floating window with maximum density fixed dissection window with maximum density Smoothness Gap!  Accurate Layout Density Analysis  Optimal extremal-density analysis (K 2 ) Computational inefficiency!  Multi-level density analysis algorithm:  Any window contained by bloated on-grid window  Any window contains shrunk on-grid window  Gap between max bloated and max on-grid window Algorithmic inaccuracy! Gap between bloated window and on-grid window  Three Types of Local Density Variation: 1: Max density variation of every r neighboring windows in each fixed-dissection row 2: Max density variation of every cluster of windows which cover one tile 3: Max density variation of every cluster of windows which cover tiles  Drawbacks of previous work  Can not guarantee to find a global minimum since it is deterministic  Simple termination is not sufficient to yield optimal/sub-optimal solutions Area Fill Synthesis Algorithms for Enhanced VLSI Manufacturability No Improvement Iterated Monte-Carlo method Introduction and Problem Statement Smoothness Gap & New Local Density Smoothness Multiple-Layer Oxide CMP Dummy Fill STI Dual-Material Dummy Fill School of Engineering & Applied Science