2. Requirements Existing Z-Dok interface 10G Ethernet – SFP+ Free chips? Fast Memory  More QDRII+ Large Memory for transient buffer  DDR? External Processor.

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

SPEAr ® Standard Products Family for Multi-Market Industrial & Multi-Market Competence Center EMEA V0.9.
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Offering the freedom to design solutions Sundance PXIe Solution.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
Gelu M. Nita NJIT. OUTADATED Noise Diode Control Day/Night Attn. Ctrl. Solar Burst Attn. Ctrl. V/H RF Power Out Attn. Ctrl. Temperature Sensors OUTADATED.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Motherboard AKA mainboard, system board, planar board, or logic board. It is printed circuit board found in all modern computers which holds many of the.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
Todd Moore for the DES CollaborationPS TalkJune 13 th, DES DHE CRATE SYSTEM MANAGEMENT & CONTROL Todd Moore University of Illinois, at Urbana-Champaign.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
UCT Software-Defined Radio Research Group
A+ Guide to Managing and Maintaining your PC, 6e Chapter 1 Introducing Hardware.
Power Supply Controller Architecture
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Organization of a computer: The motherboard and its components.
Exercise 2 The Motherboard
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
Confidential 1 SpecificationsFeatures ProcessorFreescale MPC8640 Single 1 GHz DDRAMDual channel DDR2 with ECC, 512 MB (expandable up to 2GB) Flash.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
NS7520.
Open, Scalable Real-Time Solutions Intel Core 2 Duo to Quad processor up to 5 VIRTEX II Pro FPGA board RT-LAB, SIMULINK, RTW, XILINX SG.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
ATLAS HSIO DEVELOPMENT BOARD TESTING An Overview and Test Summary of High Speed Input/Output Boards Lawrence Carlson August 10, 2010.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Kaaba Technosolutions Pvt Ltd1 Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components.
Welcome to the world of ARM. COURSE CONTENT Module 1: Introduction  Introduction of ARM Processors  Evolution of ARM  32 - bit Programming Module 2:
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Offering the freedom to design solutions Sundance OEM Solution.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
Embedded Systems Design with Qsys and Altera Monitor Program
Control for CTP and LTU boards in Run
ECE 554 Miniproject Spring
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
HOME AUTOMATION USING PC DONE BY RAJESHKUMAR S SRI HARSHA D.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
Busses. Peripheral Component Interconnect (PCI) bus architecture The PCI bus architecture is a processor-independent bus specification that allows peripherals.
ROACH II Review Introduction. ROACH II Review Agenda ● Agenda: – ROACH I, what was right, what was wrong? – Why ROACH II? – The place of ROACH II – Specifications.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź, DMCS ATCA LLRF project review, DESY, 3-4.
Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek.
EXtreme Data Workshop Readout Technologies Rob Halsall The Cosener’s House 18 April 2012.
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
E. Hazen - Back-End Report
AMC13 Status Report AMC13 Update.
DSC - fundamente MPU MCU DSP DSC Alternative Freescale
ROACH3 Introduction Alec Rust SKA-SA 1 1.
What’s in the Box?.
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
University of Illinois, at Urbana-Champaign
Commodity Flash ADC-FPGA Based Electronics for an
Taeweon Suh §, Hsien-Hsin S. Lee §, Sally A. Mckee †,
2 Ball-Grid Array FPGA’s
Open platform for mixed-criticality applications
CPU TI AM4376 JTAG Expansion Board Connectors Samtec TFC F-D-A
Presentation transcript:

2

Requirements Existing Z-Dok interface 10G Ethernet – SFP+ Free chips? Fast Memory  More QDRII+ Large Memory for transient buffer  DDR? External Processor

ROACH2

ROACH2 Issues... FPGA choice Form factor Processor + bus interface Monitoring of temperatures and voltages/currents Power supply ADC interface Number/type of memories 10Ge type/number Testing/programming General interfaces

FPGA choice Virtex6

Form factor ATX I/O area is limiting 1U height is important Cooling

Processor and bus interface 32 bit would be “nice”... how “nice” exactly? AMCC availability? Changing? ARM??

Monitoring Temperature Fans Voltages Currents Remote access?

Power supply AC or DC?

ADC Interface Z-DOK likely best choice for now Serial I/F would need too many transceivers

Memories... QDR II+ 36 bit or 18 bit? 2, 3, 4 or more? DDRn Can do 4 x QDRII+ 18 bit wide + DDR with SX475T

10 Gigabit Ethernet Time to go SFP+ 6x … 8x? 1 Gigabit from FPGA

Testing and programming Suggestion for a single USB device interface using FTDI USB-JTAG bridge Eval kit will be tested with ROACH Production testing via JTAG

General interfaces I²C USB Host (1 x ?) Serial Ethernet control and monitoring 10/100 IEEE 1588

One possible configuration 1 DDR DIMM 4 x 18 bit wide QDRII+'s 2 x Z-DOK 8 x SFP+ Diff GPIO (40 pair) 32 bit processor bus 2 x 1G ethernet from FPGA Leaves 34 “spare” I/O's