- Washington University in St. Louis Apr 26, 2004 Liquid Architecture.

Slides:



Advertisements
Similar presentations
Presenter : Shao-Chieh Hou VLSI Design, Automation and Test, VLSI-DAT 2007.
Advertisements

Liquid Processor Platform
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Shobana Padmanabhan Phillip Jones, David Schuehler, Praveen Krishnamurthy, Scott Friedman, Huakai Zhang, Ron Cytron, John Lockwood, Roger Chamberlain,
Extensible Networking Platform 1 Liquid Architecture Cycle Accurate Performance Measurement Richard Hough Phillip Jones, Scott Friedman, Roger Chamberlain,
FPGA Design Using the LEON3 Fault Tolerant Processor Core
SAM9263-EK RevB WinCE 6.0 DEMO (All-in-NAND) AT91 SAM9 Product Group. Version 1.1 May 2008.
RUAG Aerospace 11 Using SpaceWire as EGSE Interface Anders Petersén, Torbjörn Hult RUAG Aerospace Sweden AB (Saab Space) International SpaceWire Conference.
1 Improving the Performance of Distributed Applications Using Active Networks Mohamed M. Hefeeda 4/28/1999.
PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab.
Energy Evaluation Methodology for Platform Based System-On- Chip Design Hildingsson, K.; Arslan, T.; Erdogan, A.T.; VLSI, Proceedings. IEEE Computer.
Configurable System-on-Chip: Xilinx EDK
Ritu Varma Roshanak Roshandel Manu Prasanna
Chapter 2: Impact of Machine Architectures What is the Relationship Between Programs, Programming Languages, and Computers.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
Dynamic Hardware Software Partitioning A First Approach Komal Kasat Nalini Kumar Gaurav Chitroda.
INTRODUCTION TO WEB DATABASE PROGRAMMING
Computer Organization
AT91SAM9261-EK WinCE 6.0 DEMO ATMEL AT91 Application & Support Group
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
Jon Turner (and a cast of thousands) Washington University Design of a High Performance Active Router Active Nets PI Meeting - 12/01.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
User side and server side factors that influence the performance of the website P2 Unit 28.
5 Chapter Five Web Servers. 5 Chapter Objectives Learn about the Microsoft Personal Web Server Software Learn how to improve Web site performance Learn.
University of Amsterdam Computer Systems – a guided tour Arnoud Visser 1 Computer Systems A guided Tour.
AT91SAM9261-EK WinCE 5.0 DEMO ATMEL AT91 Application & Support Group Version 1.O February 2007.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
I T Essentials I Chapter 1 JEOPARDY HardwareConnector/CablesMemoryAcronymsPotpourri
NIOS II Ethernet Communication Final Presentation
July 31 - August 4, 1999 SCI'99 / ISAS'99 Performance Prediction for Data Intensive Applications on Large Scale Parallel Systems Yuhong Wen and Geoffrey.
Computers Operating System Essentials. Operating Systems PROGRAM HARDWARE OPERATING SYSTEM.
The FPX KCPSM Module Exercise 1 Henry Fu The FPX KCPSM Module Exercise: Network Data Encryption / Decryption Using ROT13 Algorithm Henry Fu Washington.
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the FPX.
SAM9260-EK WinCE DEMO AT91 SAM9 Product Group. Version 1.0 October 2006.
SAM9260-EK WinCE DEMO AT91 SAM9 Product Group. Version 1.0 October 2006.
Survey of Program Compilation and Execution Bangor High School Ali Shareef 2/28/06.
PentiumPro 450GX Chipset Synthesis Steen Larsen Presentation 1 for ECE572 Nov
Field Programmable Port Extender (FPX) 1 NCHARGE: Remote Management of the Field Programmable Port Extender (FPX) Todd Sproull Washington University, Applied.
6/29/1999PDPTA'991 Performance Prediction for Large Scale Parallel Systems Yuhong Wen and Geoffrey C. Fox Northeast Parallel Architecture Center (NPAC)
Ethernet Bomber Ethernet Packet Generator for network analysis
CS/CoE 535 : Snort Lite - Fall Snort Lite Members Michael Attig –Hardware Design / System Architecture Qian Wan –Software Design.
CS/CoE 536 : Lockwood 1 Step 1 : Submit Project Information Visit : –Provide Project.
Liquid Architecture D. Schuehler, B. Brodie, R. Chamberlain, R. Cytron, S. Friedman, J. Fritts, P. Jones, P. Krishnamurthy, J. Lockwood, S. Padmanabhan,
1 Pertemuan 3 Operating Cisco IOS Software. Discussion Topics The purpose of Cisco IOS software Router user interface Router user interface modes Cisco.
Field Programmable Port Extender (FPX) 1 Remote Management of the Field Programmable Port Extender (FPX) Todd Sproull Washington University, Applied Research.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
Hello world !!! ASCII representation of hello.c.
App. Specific DRAMs Eyad Al-Hazmi. Roadmap Introduction High-Speed DRAMs Fast DRAMs using Multi Banks Graphics DRAMs Pseudo-SRAMs.
Operating Systems A Biswas, Dept. of Information Technology.
Dynamic and On-Line Design Space Exploration for Reconfigurable Architecture Fakhreddine Ghaffari, Michael Auguin, Mohamed Abid Nice Sophia Antipolis University.
1 Chapter 1 INTRODUCTION TO WEB. 2 Objectives In this chapter, you will: Become familiar with the architecture of the World Wide Web Learn about communication.
Software and Communication Driver, for Multimedia analyzing tools on the CEVA-X Platform. June 2007 Arik Caspi Eyal Gabay.
What Do Computers Do? A computer system is
Homework Reading Assignment Lab 1 MP1
Chapter 1: A Tour of Computer Systems
NGS computation services: APIs and Parallel Jobs
Step 1 : Submit Project Information
Serial Data Hub (Proj Dec13-13).
Agenda Why simulation Simulation and model Instruction Set model
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Washington University, Applied Research Lab
Remote Management of the Field Programmable Port Extender (FPX)
Introduction to Computer Systems
Presentation transcript:

- Washington University in St. Louis Apr 26, 2004 Liquid Architecture

Agenda –Motivation –Architecture –Results –Related work –Epilogue –Demo –Thank you!

Motivation

Architecture – LEON Controller

Design Approach –Start with Leon Processor base Supplies many of the components that will be needed in the end system. –Soft-core processor –Memory controller –General I/O Drivers (for Liquid “Architecture Project”) –System/Processor Bus (AMBA) –Develop and Integrate new features Control SW Modify Boot ROM AMBA to SDRAM Controller Adapter Control Packet routing (MP3 cpp as base) Validation Environment (MP3 Testbench as base)

Design Data New/Modified Entities –LEON Controller Control LEON access to memory / Start of program execution –LEON Boot ROM modified to poll a given memory address at boot up –LEON Memory Controller modified to interface with FPX SDRAM External Memory Interfaces –1 SRAM/SDRAM Interface Estimated Size –Number of LUTs: 12,277 (31%) –Number of Slices: 7900 (41%) –Number of BlockRAMs: 54 (33%) –Synthesis Frequence: 30 MHz

Control S/W Architecture Java Emulator of the H/W (for debugging) Internet Choose a LEON Config & upload the program to profile Control Software FPX

Interaction with LEON Basic steps for “User” to interface with LEON/SRAM: 1.Wait for “READY” message 2.Load Program to SRAM 3.Send LEON “START” message 4.Wait for “DATA” message 5.Read results from SRAM

Control S/W web page

S/W Compilation Flow Uses LECCS Compiler System –GCC Based Test PROMs used LEON compile scripts General compile system developed uses DOS.bat compile script –Compile w/ GCC –Assemble w/ GAS –Link w/ LD –Convert to binary w/ OBJCOPY –Convert to IP w/ Forth program

Compile script sparc-rtems-gcc test.c -S sparc-rtems-as test.s -o test.o sparc-rtems-ld test.o -Ttext 0x0 -Tdata 0x1000 -Tbss 0x2000 sparc-rtems-objcopy a.out -O binary a.bin \gforth0.6.2\gforth tobin.fs > \class\leon2\input_ip.dat

Results Statistics for LEON cache hits and misses of a benchmark application –… Improvement in performance of that app resulting from dynamic reconfiguration …

References & Related Work –The base Leon system –Other projects that have used the Leon system

Epilogue Conclusion Ongoing work Acknowledgements, Scott Friedman, Ben, Huakai Zhang, Dr.Cytron, Dr.Lockwood, Dr.Chamberlain, Dr.Fritts NSF More info The Demo…