Homework Statement Mao-Cheng Chiu National Chiao -Tung University Department of Electronics Engineering.

Slides:



Advertisements
Similar presentations
6-k 43-Gb/s Differential Transimpedance-Limiting Amplifiers with Auto-zero Feedback and High Dynamic Range H. Tran 1, F. Pera 2, D.S. McPherson 1, D. Viorel.
Advertisements

LVDS 280MHZ link SPD VFE  PS VFE
RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.
CSICS 2013 Monterey, California A DC-100 GHz Bandwidth and 20.5 dB Gain Limiting Amplifier in 0.25μm InP DHBT Technology Saeid Daneshgar, Prof. Mark Rodwell.
T. Chalvatzis, University of Toronto - ESSCIRC Outline Motivation Decision Circuit Design Measurement Results Summary.
OIF SFI-5 40G Transponder Big Bear Networks OFC 2003.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Custom Implementation of DSP Systems School of Electrical and
Design of High-Speed Laser Driver Using a Standard CMOS Technology for Optical Data Transmission Dissertation Defense Presentation By Seok Hun Hyun Advisor:
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Status of the “Digital EMC project” Junfeng Zhou Wim Dehaene.
Microwave Photonics Applications of Stimulated Brillouin Scattering Dr. Avi Zadok, School of Engineering, Bar-Ilan University
ECE 679: Digital Systems Engineering
Low-Noise Trans-impedance Amplifiers (TIAs) for Communication System Jie Zou Faculty Advisor: Dr. Kamran Entesari, Graduate Advisor: Sarmad Musa Department.
10/11/05ELEC / Lecture 121 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Low Power RF/Analog Amplifier Design Tong Zhang Auburn University Tong Zhang Auburn University.
1 A 16:1 serializer for data transmission at 5 Gbps Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Tiankuan Liu 1, Da-Shun Su 2, Ping-Kun Teng.
A CMOS Low Power Current-Mode Polyphase Filter By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department of Electrical.
Brief Introduction of High-Speed Circuits for Optical Communication Systems Zheng Wang Instructor: Dr. Liu.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
A Fast-Locked All-Digital Phase-Locked Loop for Dynamic Frequency Scaling Dian Huang Ying Qiao.
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Mohsine Menouni, CPPM - Marseille Gui Ping, SMU - Dallas - Texas
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
SJD/TAB1 EVLA Fiber Selection Critical Design Review December 5, 2001.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Digital to Analog Converter for High Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
NTU GIEE NanoSiOE 1 Strain-enhanced Device and Circuit for Optical Communication System 指導教授:劉致為 博士 學生:余名薪 台灣大學電子工程學研究所.
Kuang-Yu,Li 2013 IEE5011 –Autumn 2013 Memory Systems Duty Cycle Correctors (DCC) In GDDR5 SDRAM Kuang-Yu, Li Department of Electronics Engineering National.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
ECE4430 Project Presentation
Delay Locked Loop with Linear Delay Element
A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
An Ultra-low Voltage UWB CMOS Low Noise Amplifier Presenter: Chun-Han Hou ( 侯 鈞 瀚 ) 1 Yueh-Hua Yu, Yi-Jan Emery Chen, and Deukhyoun Heo* Department of.
1 Your Name Your Department or Company Date, 2015.
RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.
14 June 2002 P.Pangaud FPPA2001 2nd Design Review 1 FPPA Analog Output Buffer Modifications Outline Status Slew Rate Bias lines disturbance Modifications.
Tod Dickson University of Toronto June 9, 2005
Dual PD Amp Circuit Board Test Results By Alexa Staley LIGO G v1 1.
EE 230: Optical Fiber Communication Lecture 12
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
Timothy O. Dickson and Sorin P. Voinigescu Edward S. Rogers, Sr. Dept of Electrical and Computer Engineering University of Toronto CSICS November 15, 2006.
Technion – Israel Institute of Technology Department of Electrical Engineering Spring 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Status of integrated preamplifiers for GERDA GERDA meeting – MPI Heidelberg, Feb 20-22, 2006 F. Zocca, A. Pullia, S.Riboldi, C. Cattadori.
A 20/30 Gbps CMOS Backplane Driver with Digital Pre-emphasis Paul Westergaard, Timothy Dickson, and Sorin Voinigescu University of Toronto Canada.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Design of a telescopic fully-differential OTA
MICAS Department of Electrical Engineering (ESAT) Design of EMI-Suppressing Power Supply Regulator for Automotive electronics October 11th, 2006 Junfeng.
SCROD CAL buffer test results The buffer was fed with sinewave in range 150 – 750 MHz, and first the input and then the output were measured on scope for.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,
CMOS 2-Stage OP AMP 설계 DARK HORSE 이 용 원 홍 길 선
LOCld – The fastest VCSEL driver in optical link for ATLAS Futian Liang USTC-IHEP, May. 3 rd, 2013.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
10 Gbps Transimpedance Amplifier and Laser Driver in 0.18 um CMOS
MCP Electronics Time resolution, costs
S21 (at center frequency) 19 dB
Presentation transcript:

Homework Statement Mao-Cheng Chiu National Chiao -Tung University Department of Electronics Engineering

Specification of the TIA Format of report Topology examples Using HSPICE to Analyze Performance Outline

Technology 0.18  m CMOS C PD 0.5pF Supply Voltage1.8V Data Rate1.25Gb/s Transimpedance Gain > 10k  -3dB Bandwidth> 1GHz Input Referred Noise Current < 0.15  A rms (1M to 1GHz) OverloadAs large as possible Deterministic Jitter< 100ps pp Power Consumption< 100mW Homework 1: TIA Due Date: May 10, 2007

Design Homework –Circuit Architecture –Circuit Analysis –Simulation DC/AC/Noise/Eye diagrams (for sensitivity and overload levels) –Summary Comparison with target spec. Pros & Cons Report Outline

Examples of Multi-Stage TIA RFRF M. Ingels, et al., IEEE JSSC, Dec S. Yamashita, et al., IEEE JSSC, July. 2002

Example: AC analysis Is 0 1 ac 1.ac dec 10 1k 5g.meas ac midgain FIND vdb(vo) AT=100MegHz.meas ac bandwidth when vdb(vo)='midgain-3.0' FALL=1.meas ac maxgain max vdb(vo) Input signal AC analysis Gain & bandwidth.probe Gain= par('vdb(vo)-idb(Is)') + phase= par('vp(vo)-ip(Is)').noise v(vo) Is 1 total equivalent input referred noise from 1k to 5g BER= =Q(I in,pp /2I n,in,rms )  I in,pp /2I n,in,rms =7 I inpp = 14 In,in,rms = Sensitivity

 Sensitivity = I inpp = 14 In,in,rms = 14* 0.264uA =3.7uA AC analysis Simulation result:

Example: 2.5Gb/s K28.5 pattern param h = 50u Iin 0 g1 pwl( +0.00ns h +0.20ns ns ns h 2.800ns h +3.00ns ns ns h 3.600ns h +3.80ns ns ns h 4.800ns h +5.00ns ns ns h 7.200ns h +7.40ns ns ns h 8.000ns h +R 0) PRBS Pattern …. Rise time and fall time are both half of the bit time. K28.5 contains five consecutive 1’s and five consecutive 0’s. “h” is the magnitude of the input signal. 0.4ns

Example:.param width_eye =1.6ns phase=0ns. probe tran TIME_1.25G=par('TIME+phase-int((TIME+phase)/width_eye)*width_eye') Eye Diagram Phase Width_eye X-Axis = TIME_1.25G

Jitter & Overload Measurement of Jitter : Overload: Increases the input level and then check the output signal in the eye diagram. Jitter (p-p) I in,pp = 3.7u,V out,pp = 5.1mV I in,pp = 370u, V out,pp = 0.52V I in,max = overload