Module 2 : Behavioral modeling TOPIC : Modeling a Digital pulse UNIT 1: Modeling and Simulation.

Slides:



Advertisements
Similar presentations
Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)
Advertisements

CS370 – Spring 2003 Hazards/Glitches. Time Response in Combinational Networks Gate Delays and Timing Waveforms Hazards/Glitches and How To Avoid Them.
ELEN 468 Lecture 61 ELEN 468 Advanced Logic Design Lecture 6 Delay Models.
1 Introduction Sequential circuit –Output depends not just on present inputs (as in combinational circuit), but on past sequence of inputs Stores bits,
Chapter 6 -- Introduction to Sequential Devices
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
Digital Logic Chapter 5 Presented by Prof Tim Johnson
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
Introduction to Sequential Logic Design Bistable elements Latches.
1 CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops I.
ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Chapter 3 Basic Logic Gates 1.
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 4a1 Design for Testability Theory and Practice Lecture 4a: Simulation n What is simulation? n Design.
EECC341 - Shaaban #1 Lec # 8 Winter Combinational Logic Circuit Transient Vs. Steady-state Output Gate propagation delay: The time between.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #6
CHAPTER 3 Digital Logic Structures
Lecture 13, Slide 1EECS40, Fall 2004Prof. White Lecture #13 Announcements You should now purchase the reader EECS 40: Introduction to Microelectronics,

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Timing Analysis Section Delay Time Def: Time required for output signal Y to change due to change in input signal X Up to now, we have assumed.
Introduction to Digital Design Lab Project
Sequential Networks Two major classes of Sequential Circuits 1.Fundamental Mode – A sequential circuit where: Only one input is allowed to change at any.
 Delay values control the time between the change in a right-hand-side operand and when the new value is assigned to the left- hand side.  Three ways.
TOPIC : Introduction to Functional Modeling UNIT 1: Modeling Digital Circuits Module 1 : Functional Modeling.
Zero Crossing Detector
1 Electronics 4.4: Digital Processes PageTitle 1)Contents Page 2)Header Page 3)Learning Outcomes 4)Introducing Transistors 5)Transistor Terminals 6)Transistor.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Slide No. 1 Course: Logic Design Dr. Ali Elkateeb Topic: Introduction Course Number: COMP 1213 Course Title: Logic Design Instructor: Dr. Ali Elkateeb.
1 Digital Design: Time Behavior of Combinational Networks Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth,
Digital Logic Design Review Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM 2010.
1 EENG 2710 Chapter 0 Introduction. 2 Chapter 0 Homework None.
Flip-Flops and Registers
Designing of a D Flip-Flop Final Project ECE 491.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.
Timing Diagrams Shows signal state (1 or 0) as a function of time Dependent variable (horizontal axis) used for time Independent variable (vertical axis)
Timing Model VHDL uses the following simulation cycle to model the stimulus and response nature of digital hardware Start Simulation Update Signals Execute.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
1/8/ L16 Timing & Concurrency III Copyright Joanne DeGroat, ECE, OSU1 Timing & Concurrency III Delay Model foundations for simulation and.
Lecture 11 Timing diagrams Hazards.
Solid-State Devices & Circuits
EKT 121 / 4 ELEKTRONIK DIGIT I
Digital Logic Design Lecture # 6 University of Tehran.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
Controlling Gates Enabling/Disabling Circuits & Controlled Inverters.
Physical Properties of Logic Devices Technician Series Created Mar
Circuit Analyze  Combinational or Sequential logic schematics show the circuit’s hardware implementation and give us some knowledge about the functions.
Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
Digital Signal Model Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Sequential Logic An Overview
ECE 3130 Digital Electronics and Design
Demodulation PWM Signal
ECE 3130 Digital Electronics and Design
Logic Gates.
LATCHED, FLIP-FLOPS,AND TIMERS
ECE 3130 Digital Electronics and Design
Electronic Circuits Laboratory EE462G Lab #6
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Digital Computer Electronics TTL
Schematics 201 Lecture Topic: Electrical Symbols
PULSE-WIDTH-MODULATED OUTPUT
Waveforms & Timing Diagrams
KS4 Electricity – Electronic systems
Edge-Based Circuits DIGI-260 ©Paul R. Godin gmail.com.
Equalizing Average Source Power with Pattern Swapping
Outline of discussion DIRECT MODELING APPROACH
Presentation transcript:

Module 2 : Behavioral modeling TOPIC : Modeling a Digital pulse UNIT 1: Modeling and Simulation

Introduction Variations between input-output signals ◦ Output value varies according to the function ◦ Arrival of output varies w.r.t input Complete behavior of the circuit is described by amplitude and time variations of the output w.r.t to time. The model which enables the complete description of the block is called as behavioral model.

Representation of any Gate Any gate can be represented by ideal gate and adding delay model to it. Ideal gate represents the function model of the gate. Functional modeling is a part of behavioral modeling.

Why do we need behavioral modeling Any pulse in a digital circuit has a certain ◦ Amplitude ◦ Width ◦ Rise time ◦ Fall time To get the exact behavior of a circuit we need transient analysis of the circuit for a digital circuit.

Modeling a Digital pulse – type 1 We can model the pulse into a square signal. The pulse is assumed to be start at 50% of the of the signal. Amplitude. Pulse Width = t 2 - t 1 t1t1 t2t2

Rise time and Fall time Rise time: time taken by the signal to change its value from 10% of its amplitude to 90%. Fall time: time taken by the signal to change its value from 90% of its amplitude to 10%. t r and t f are also called Rise time and fall time delay. Rise timeFall time

Propagation delay Propagation delay of a gate defines how quickly it responds to a change at its input(s). It is measured between the 50% transition points of the input and output waveforms : Input and output pulse for an inverter

Modeling a Digital pulse – type 2 Due to Rise and fall delay another way of modeling a pulse as square pulse seems to be insufficient. Trapezium is used to model a pulse. t1t1 t2t2

Delay model as a Table Delay typeDelay Value T r (Rise time)1 ns T f (Fall time)1 ns T d (Propagation delay) 1.4 ns Pulse width4.2 ns Green lines : 10% and 90% values Red lines : 50% values