Ring Oscillator in Switched Capacitor Feedback

Slides:



Advertisements
Similar presentations
Feedback of Amplifier Circuits I
Advertisements

CMOS Comparator Data Converters Comparator Professor Y. Chiu
We have so far seen the structure of a differential amplifier, the input stage of an operational amplifier. The second stage of the simplest possible operational.
NONIDEAL OP AMP CIRCUITS. Objective of Lecture Describe the impact of real operational amplifiers on the models used in simulation and on the design approaches.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
Broadcom Proprietary & Confidential. © 2009 Broadcom Corporation. All rights reserved. Input Programmable Gain Amplifier (PGA) Design.
Chapter 11 Operational Amplifiers and Applications
Operational amplifier
Week 6aEECS40, Spring 2005 Week 6a OUTLINE Op-Amp circuits continued: examples Inverting amplifier circuit Summing amplifier circuit Non-inverting amplifier.
10/11/2004EE 42 fall 2004 lecture 181 Lecture #18 Summary of ideal devices, amplifier examples Reminder: MIDTERM coming up one week from today (Monday.
Introduction to Analog-to-Digital Converters
Memory and Advanced Digital Circuits 1.
Department of Information Engineering357 Operation amplifier The tail, large impedance gives high CMRR Mirror as active load. High gain Follower as buffer.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
Introduction to Op Amps
Chapter 16 CMOS Amplifiers
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
Operational Amplifier (2)
Part I: Amplifier Fundamentals
Chapter #12: Operational-Amplifier Circuits
The new E-port interface circuits Filip Tavernier CERN.
Analogue Electronics II EMT 212/4
Part B-3 AMPLIFIERS: Small signal low frequency transistor amplifier circuits: h-parameter representation of a transistor, Analysis of single stage transistor.
© Digital Integrated Circuits 2nd Sequential Circuits Digital Integrated Circuits A Design Perspective Designing Sequential Logic Circuits Jan M. Rabaey.
Chapter 19 Electronics Fundamentals Circuits, Devices and Applications - Floyd © Copyright 2007 Prentice-Hall Chapter 19.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Agenda and Notes Today, during class! 9:30 a.m. Boeing Space and Intelligence Systems (Matt and Matt) 4 extra credit assignments available at the bottom.
Teaching Electronic Circuits Top-Down and Bottom-Up Tamara A. Papalias EE Dept – E365 San Jose State University San Jose, CA.
Announcements mid-term Thursday (Oct 27 th ) Project ideas to me by Nov 1 st latest Assignment 4 due tomorrow (or now) Assignment 5 posted, due Friday.
1 Opamps Part 2 Dr. David W. Graham West Virginia University Lane Department of Computer Science and Electrical Engineering © 2009 David W. Graham.
Microprocessor Interface
10/11/2015 Operational Amplifier Characterization Chapter 3.
3V CMOS Rail to Rail Op-Amp
Operational Amplifiers AC Power CHAPTER 8. Figure 8.2, A voltage amplifier Figure 8.2 Simple voltage amplifier model Figure 8.3.
Chapter #8: Differential and Multistage Amplifiers
Chapter 07 Electronic Analysis of CMOS Logic Gates
Module 4 Operational Amplifier
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.
LC Voltage Control Oscillator AAC
Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.
Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14
McGill Increasing the Time Dynamic Range of Pulse Measurement Techniques in Digital CMOS Applications of Pulse Measurement: Duty-Cycle Measurement Pulsed.
Chapter 30 Operational Amplifiers. 2 Introduction Characteristics –High input impedance –Low output impedance –High open-loop gain –Two inputs –One output.
Bi-CMOS Prakash B.
Chapter 15 Differential Amplifiers and Operational Amplifier Design
Analog to Digital Converters
CHAPTER 10 Op-Amp Limitations.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
Low Power, High-Throughput AD Converters
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
SJTU Zhou Lingling1 Chapter 5 Differential and Multistage Amplifier.
2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.
1 Operational Amplifiers n Ideal Op-Amp –input terminals –differential gain, open-loop gain.
1 CHAPTER 20 OPERATIONAL AMPLIFIERS (OP-AMPS). 2 Introduction to operational amplifiers Symbol and Terminals.
PRESENTATION ON:  Voltage Amplifier Presentation made by: GOSAI VIVEK ( )
1 Operational Amplifiers 1. 2 Outlines Ideal & Non-ideal OP Amplifier Inverting Configuration Non-inverting Configuration Difference Amplifiers Effect.
CHAPTER 20 OPERATIONAL AMPLIFIERS (OP-AMPS). Introduction to operational amplifiers Symbol and Terminals.
2. CMOS Op-amp설계 (1).
CMOS Analog Design Using All-Region MOSFET Modeling
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Low Power, High-Throughput AD Converters
The Working Theory of an RC Coupled Amplifier in Electronics.
TYPES OF COUPLING IN AMPLIFIER
B.Sc. Thesis by Çağrı Gürleyük
Hugo França-Santos - CERN
Comparator What is a Comparator?
Comparator What is a Comparator?
ECE 3336 Introduction to Circuits & Electronics
Chapter 5 OUTLINE Op-Amp from 2-Port Blocks
Presentation transcript:

The Ring Amplifier: Scalable Amplification with Ring Oscillators Benjamin Hershberg1, Un-Ku Moon2 1 imec Leuven, Belgium 2 Oregon State University Corvallis, USA

Ring Oscillator in Switched Capacitor Feedback

Ring Oscillator Sample Waveform 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns) VIN VCMX = 0.6V (ideal settled input value)

Ring Oscillator: The Perfect Switch-Cap Amplifier? High frequency poles, large bandwidth Rail to rail swing Maximal slewing efficiency Small, simple layout High cascaded gain Inherent class-AB behavior Fully compatible with digital CMOS

Ring Oscillator: The Perfect Switch-Cap Amplifier? IT’S AN OSCILLATOR! Sounds great! Only one problem…

Oscillator / Amplifier duality Any unstable ring oscillator can become a stable amplifier Slide 5 Slide 5

Small-signal three stage amplifier Optimal configuration: dominant pole p3

Ring Amplifier Time-Domain? Large signal? Optimal small-signal steady-state behavior: Multiple cascaded gain stages Stabilized by dominant output pole

Ring Amplifier: Basic Theory Split signal into two separate paths Embed offset in each path

Ring Amplifier Sample Waveform VDEADZONE = 0mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 0mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 0mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 0mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 200mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 250mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 300mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 350mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

Ring Amplifier Sample Waveform VDEADZONE = 400mV 1.2 1 0.8 0.6 0.4 0.2 0 1 2 3 4 5 6 Volts time (ns)

What is the “Stability Region”? VDZ1 large Dead-zone: Class-B Distortion limits accuracy VDZ1 small Weak-zone: Class-AB Only finite gain limits accuracy Gain and output swing advantage [Hershberg, VLSI 2013]

A boundary case: operating almost unstable Initial Slewing A boundary case: operating almost unstable Bi-directional comparator and current source Zero-Crossing Based Circuit Rail-to-rail current source biasing

Stabilization

Stabilization +VOS- VDD/2 VDD/2 - VOS VDD/2 + VOS VDD/2 -VOS+ Separate signal paths: gain-limited output swing for large input swing.

A boundary case: operating almost unstable Stabilization A boundary case: operating almost unstable Reduced avg. overdrive voltage Reduced output slew rate Reduced oscillation amplitude Gain-limited internal swings

A boundary case: operating almost unstable Stabilization A boundary case: operating almost unstable A more subtle secondary effect… VA VIN Slew limited gain During stabilization Small VA/VIN During steady-state Large VA/VIN Enhances accuracy/speed tradeoff

Stabilization 1) Offset embedding creates a large signal finite gain effect 2) Large signal finite-gain effect strengthens with non-linear time feedback 3) Dynamically shifts small signal pole, granting stability and gain

Ring Amplifier Core Benefits Exponential dynamic stabilization Very fast Well defined tradeoffs

Ring Amplifier Core Benefits Slew-based charging Charges with maximally biased, digitally-switched current sources VGS = VDD Can be very small, even for large CLOAD Decouples internal speed vs. output load requirements Rail-to-rail inverters + - Max VOV Very small transistors

Ring Amplifier Core Benefits Scalability (Speed/Power) Internal speed/power (mostly) independent of CLOAD Inverter td, crowbar current, parasitic C’s Digital power-delay product scaling benefits apply Power/speed product scales with digital process trends

Ring Amplifier Core Benefits Scalability (Output Swing / SNR) Compression immune: rail-to-rail output swing VOV pinchoff: decreases VDSAT, decreses ID, increases ro small VOV = VGS-VT + - + - Large ro, small VDSAT Low frequency output pole Only limited by practical RC-settling constraints Dynamic biasing = wide, compression free output swing

Ringamp Implementations Slide 29 Slide 29

Survey of Ringamp Structures Basic Proof of Concept High-resolution High-resolution (ringamp only) Nanoscale CMOS improvements

10.5b Pipelined ADC Hershberg, VLSI 2012 Coarse Ringamp 10.5b Pipelined ADC Hershberg, VLSI 2012 [Hershberg, VLSI 2012] Slide 31 Slide 31

Coarse Ringamp Prototype Basic ringamp prototype Minimum size transistors Rail-to-rail output swing Good noise performance [Hershberg, VLSI 2012]

15b Pipelined ADC Hershberg, ISSCC 2012 Split-CLS 15b Pipelined ADC Hershberg, ISSCC 2012 [Hershberg, ISSCC 2012] Slide 33 Slide 33

Split-CLS (Correlated Level Shifting) Split-CLS: Gain Enhancement Technique [Hershberg, ISSCC 2012]

Composite Ring Amplifier Block 15b Pipelined ADC [Hershberg, VLSI 2013] Slide 35 Slide 35

Composite Ring Amplifier Block Coarse 2 Class-B ringamps Fine 1 Class-AB ringamp [Hershberg, VLSI 2013]

Composite Ring Amplifier Block Fast coarse charge All 3 ringamps contribute Coarse ringamps dominate and set: Pseudo-Differential Common-Mode Auto-disconnect No conduction to output once inside dead-zone [Hershberg, VLSI 2013]

Composite Ring Amplifier Block Fine settle VO+ floating VO- connected Common-mode ok Detect differentially, charge single-ended VO- settles around a floating VO+ [Hershberg, VLSI 2013]

Composite Ring Amplifier Block Coarse ringamp dead-zone [Hershberg, VLSI 2013]

Composite Ring Amplifier Block [Hershberg, VLSI 2013]

Class-AB Ringamp Structure Offset embedded between stages 2 and 3 Guarantees weak-inversion Enhanced Gain Wide Output Swing Reduced slewing efficiency… [Hershberg, VLSI 2013]

Composite Ring Amplifier Block High accuracy ADC using only ringamps Maximum scalability [Hershberg, VLSI 2013]

Self-Biased Ring Amplifier 10.5b Pipelined ADC Lim, ISSCC 2014 [Lim, ISSCC 2014] Slide 43 Slide 43

Setting Stability Region with a Resistor + VOS - Dynamic pole adjustment using only RB Initial slew, VOS = 0V Max overdrive, max efficiency VOS dynamically grows during stabilization [Lim, ISSCC 2014]

Ring oscillators do make great amplifiers! → Slewing → Output Swing → Bandwidth → Gain → Scaling benefit Small Signal Large Signal Transient

Where Next? Anything clocked with a capacitive load … Discrete Time Filters DT Sigma-Delta Etc. Time to re-examine some old assumptions…

Thank you for your attention.