Electronic Circuits Laboratory EE462G Lab #5 Biasing MOSFET devices.

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
FET Biasing.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
Introduction to MOSFETs
Transistors (MOSFETs)
Physical structure of a n-channel device:
ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 28 Field-Effect Transistors.
(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
Recap in last lecture EE2301: Block B Unit 2.
Chapter 6 The Field Effect Transistor
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
JUNCTION FIELD EFFECT TRANSISTOR(JFET)
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
EE314 Intel Pentium 4 Field Effect Transistors Equivalent Circuits.
The metal-oxide field-effect transistor (MOSFET)
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
© Electronics Recall Last Lecture The MOSFET has only one current, I D Operation of MOSFET – NMOS and PMOS – For NMOS, V GS > V TN V DS sat = V GS – V.
Electronic Circuits Laboratory EE462G Lab #6
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Transistors (MOSFETs)
Introduction to FET’s Current Controlled vs Voltage Controlled Devices.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
Junction Field Effect Transistor
FET ( Field Effect Transistor)
EEE1012 Introduction to Electrical & Electronics Engineering Chapter 7: Field Effect Transistor by Muhazam Mustapha, October 2010.
Field Effect Transistor (FET)
ECE 342 Electronic Circuits 2. MOS Transistors
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
Ch 10 MOSFETs and MOS Digital Circuits
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Chapter 5: Field Effect Transistor
Chapter 11 Field effect Transistors: Operation, Circuit, Models, and Applications Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
ECE 340 ELECTRONICS I MOS APPLICATIONS AND BIASING.
ENGR-43_Lec-12b_FETs-2_LoadLine_Analysis.pptx 1 Bruce Mayer, PE Engineering-43: Engineering Circuit Analysis Bruce Mayer, PE Registered.
Chapter 4 Field-Effect Transistors
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Chapter 2 – Transistors – Part 2 Field Effect Transistors (Unipolar Transistors) (Charge carriers: either electrons or holes)
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
© 2000 Prentice Hall Inc. Figure 5.1 n-Channel enhancement MOSFET showing channel length L and channel width W.
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
CHAP3: MOS Field-Effect Transistors (MOSFETs)
ANALOGUE ELECTRONICS CIRCUITS 1
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
1 Figure 4.10 (a) Circuit symbol for the n-channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish.
Field Effect Transistors (1) Dr. Wojciech Jadwisienczak EE314.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
1 DMT 121 – ELECTRONIC DEVICES CHAPTER 5: FIELD-EFFECT TRANSISTOR (FET)
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
ECE 333 Linear Electronics
FET FET’s (Field – Effect Transistors) are much like BJT’s (Bipolar Junction Transistors). Similarities: • Amplifiers • Switching devices • Impedance matching.
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
MOSFET Basic FET Amplifiers The MOSFET Amplifier
CHAPTER 4 :JFET Junction Field Effect Transistor.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Electronic Circuits Laboratory EE462G Lab #6
Notes on Diodes 1. Diode saturation current:  
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Lecture #17 (cont’d from #16)
Presentation transcript:

Electronic Circuits Laboratory EE462G Lab #5 Biasing MOSFET devices

n-Channel MOSFET A Metal-Oxide-Semiconductor field-effect transistor (MOSFET) is presented for charge flowing in an n- channel: + V GS _ + V DS _ D G S B B – Body or Substrate D – Drain G – Gate S – Source For many applications the body is connected to the source and thus most FETs are packaged that way. n n p IDID G D S

FET Operation The current flow between the drain and the source can be controlled by applying a positive gate voltage: Three Regions of Operation: Cutoff region (V GS  V tr ) Triode region (V DS  V GS - V tr ) Saturation (V GS - V tr  V DS ) n n p + V GS _ + V DS _ V GS IDID

Cutoff Region In this region (V GS  V tr ) the gate voltage is less than the threshold voltage and virtually no current flows through the reversed biased PN interface between the drain and body. Typical values for V tr (or V to ) range from 1 to several volts. Cutoff region: I D =0 n n p + V GS _ + V DS _ IDID

Triode Region In this region (V GS > V tr and V DS  V GS - V tr ) the gate voltage exceeds the threshold voltage and pulls negative charges toward the gate. This results is an n-Channel whose width controls the current flow I D between the drain and source. Triode Region: (V DS  V GS - V tr ) n n p + V GS _ + V DS _ V GS IDID where: product of surface mobility of channel electrons  n and gate capacitance per unit area C ox in units of amps per volts squared, W is the channel width, and L is channel length.

Saturation Region In this region (V GS > V tr and V GS - V tr  V DS ) the drain-source voltage exceeds the excess gate voltage and pulls negative charges toward the drain and reduces the channel area at the drain. This limits the current making it more insensitive/independent to changes in V DS. Saturation: V GS - V tr  V DS + V GS _ + V DS _ n n p IDID The material parameters can be combined into one constant: At the point of Saturation, for a given V GS, the following relation holds:

NMOS Transfer Characteristics The relations between I D and V DS for the operational regions of the NMOS transistor can be used to generate its transfer characteristic. These can be conveniently coded in a Matlab function function ids = nmos(vds,vgs,KP,W,L,vto) % This function generates the drain-source current values "ids" for % and NMOS Transistor as a function of the drain-source voltage "vds". % ids = nmos(vds,vgs,KP,W,L,vto) % where "vds" is a vector of drain-source values % "vgs" is the gate voltage % "KP" is the device parameter % "W" is the channel width % "L" is the channel length % "vto" is the threshold voltage % and output "ids" is a vector of the same size of "vds" % containing the drain-source current values.

NMOS Transfer Characteristics ids = zeros(size(vds)); % Initialize output array with all zeros k = (W/L)*KP/2; % Combine devices material parameters % For non-cutoff operation: if vgs >= vto % Find points in vds that are in the triode region ktri = find(vds = 0); % Points less than (gate – threshold voltage) % If points are found in the triode region compute ids with proper formula if ~isempty(ktri) ids(ktri) = k*(2*(vgs-vto).*vds(ktri)-vds(ktri).^2); end % Find points in staturation region ksat = find(vds>(vgs-vto) & vds >= 0); % Points greater than the excess voltage % if points are found in the saturation region compute ids with proper formula if ~isempty(ksat) ids(ksat) = k*((vgs-vto).^2); end % If points of vds are outside these ranges then the ids values remain zero end

NMOS Transfer Characteristics Plot the transfer characteristics of an NMOS transistor where KP = 50  A/V 2, W= 160  m, L= 2  m, V tr = 2V, and for VGS = [.5, 1, 2, 3, 4, 5, 6] volts. Also plot boundary between the saturation and triode regions vgs = [.5, 1, 2, 3, 4, 5, 6]; vds =[0:.01:4]; for kc = 1:length(vgs) ids = nmos(vds,vgs(kc),50e-6,160e-6,2e-6,2); figure(1); plot(vds, ids*1000) hold on end ids = (50e-6/2)*(160e-6/2e-6)*vds.^2; figure(1); plot(vds, ids*1000,'g:') hold off xlabel('VDS in V') ylabel('ID in mA') Boundary Saturation Region Triode Region Boundary IDS=K(VDS) 2 VGS = 6 VGS = 5 VGS = 4 VGS = 3 VGS = 2, 1, & 0.5

Biasing NMOS Voltages KVL can be applied to the following circuit to determine resistor values so that V DS and I D are set to a desired quiescent point. KVL The above linear equation can be plotted with the MOSFET’s TC to perform a load line analysis and find the quiescent point V DSQ and I DQ.

Load Line Analysis Example Given R D = R S = 1k  and V DD = 12 V, superimpose loadline on the TC for various V GS values of MOSFET with K= 0.2 A/V 2 and V tr = 2.5 V >> % Set Parameters >> K=.2; vto = 2.1; >> W=1; L=1; KP=2*K; >> VDD=12; RS=1e3; RD=1e3; >> vds = [0:.05:VDD]; % Create X-Axis >> idsll = -vds/(RD+RS) + VDD/(RD+RS); % Generate Load Line >> plot(vds, idsll, 'k:') >> hold on % hold plot to superimpose other plots >> ids50 = nmos(vds,vto+70e-3,KP,W,L,vto); % TC for 70mV above threshold >> plot(vds,ids50,'r') >> ids50 = nmos(vds,vto+110e-3,KP,W,L,vto); % TC for 110mV above threshold >> plot(vds,ids50,'c') >> ids50 = nmos(vds,vto+150e-3,KP,W,L,vto); % TC for 150mV above threshold >> plot(vds,ids50,'b')

Load Line Analysis Example If changes about V GSQ are consider the input, and changes in V DSQ are considered the output, then the gain of this system is:

Biasing NMOS Voltages KVL can be applied to relate the gate voltage to the drain-source currents: Since virtually no current flows into the gate, V GG can be set by properly choosing R 1 and R 2. KVL around the V GG loop yields another important equation: When biasing in the saturation region V GS can also be related to the drain current by: R1R1 R2R2 RDRD RSRS IDID + V out _ + V DD _ G S D + V GG _

SPICE Analysis Previous load line analysis may suggest setting the DC operating point at I DSQ =3mA and V DSQ =6 (center of load line). This requires that V GSQ be set around 2.62 V, which results in the following circuit: An operating point analysis in SPICE can be performed to verify the quiescent points throughout the circuit. The new aspect of the SPICE feature for this work is setting the MOSFET parameters. In this case the a level 1 nmos transistor can be selected from the device menu and the Kp and vto values set through the edit simulation parameters option (then click on shared properties tab).

SPICE Analysis The MOSFET can be selected directly as the ZVN3306, which can be accessed through the “Browse for Parts” option under the “Devices” menu. Then on the edit simulation model, the parameters of V to = 2.5 and KP=.2 can be set in the text-like file that appears (SPICE model in netlist syntax). Run operating point analysis and observe quiescent values in the meters.

SPICE Analysis Change to KP=.1 and then to.8 to observed relative changes in the operating point. KP=.1 KP=.8

Iteration in Matlab Matlab has 2 main instructions for setting up loops - the WHILE and FOR loops. Type help while or help for for information on how to use either of these.

Iteration in Matlab To find the intersection between 2 curves, represented by sampled vectors, use the min command to find the CLOSEST 2 points: >> [minval, minindex] = min(abs(tc-loadline)); The min command finds the minimum value in the vector. If a second output is requested as in the above expression, the index of where this minimum occurs is assigned to the second input. In the above expression minval is the minimum value of the point by point absolute difference between vectors tc and loadline, and minindex is the vector index at which this minimum occurs. Type help min for more information.