Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.

Slides:



Advertisements
Similar presentations
State-machine structure (Mealy)
Advertisements

State Machine Design Procedure
Analysis of Clocked Sequential Circuits
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Digital Electronics Chapter 5 Synchronous Sequential Logic.
Overview Part 1 - Storage Elements and Analysis
CPEN Digital System Design Chapter 5 Sequential Circuits Storage Elements and Sequential Circuit Analysis C. Gerousis © Logic and Computer Design.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer.
Computing Machinery Chapter 5: Sequential Circuits.
Circuits require memory to store intermediate data
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.
Sequential Circuit Analysis & Design Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh.
Combinational and Sequential Circuits
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Sequential Circuit Design
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ECE 331 – Digital System Design
Give qualifications of instructors: DAP
Contemporary Logic Design Finite State Machine Design © R.H. Katz Transparency No Chapter #8: Finite State Machine Design Finite State.
Sequential Circuit Design
Overview Sequential Circuit Design Specification Formulation
ECE 301 – Digital Electronics
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
Overview Part 1 - Storage Elements and Sequential Circuit Analysis
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
Sequential circuit design
Courtesy of Dr Radwan E Abdel-Aal
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.
Digital Computer Design Fundamental
Overview Part 1 Part 2 Sequential Circuit Design
ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
1 COMP541 State Machines Montek Singh Feb 8, 2012.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
Chap 4. Sequential Circuits
Unit 14 Derivation of State Graphs
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,
Introduction to State Machine
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
DLD Lecture 26 Finite State Machine Design Procedure.
Digital Logic Design.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 4 Tom Kaminski & Charles.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Sequential Circuit Design Section State Machines Design Procedure 1.Specification- obtain (produce) problem description 2.Formulation - Obtain.
Sequential Circuit: Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
State Diagrams Tuesday, 12 September State diagram Graphical representation of a state table. –Provides the same information as a state table. –A.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
Overview Part 1 - Storage Elements and Sequential Circuit Analysis
4.
Sequential Circuit Design
Adapted by Dr. Adel Ammar
Lab. on Finite State Machine
COMP541 Sequential Logic – 2: Finite State Machines
FIGURE 5.1 Block diagram of sequential circuit
ECE 301 – Digital Electronics
KU College of Engineering Elec 204: Digital Systems Design
KU College of Engineering Elec 204: Digital Systems Design
EE2174: Digital Logic and Lab
Sequential Circuit Analysis & Design
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
Presentation transcript:

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Logic and Computer Design Fundamentals

5-5 Sequential Circuit Design Idea, New product Specification DADA DBDB Comb. Crct. OUTOUT IN ? Word description State Diagram State Table Select type of Flip-flop Input equations to FF, output eq. Verification State encoding Design procedure

Formulation: Finding a State Diagram  In specifying a circuit, we use states to remember meaningful properties of past input sequences that are essential to predicting future output values.  As an example, a sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurrence.  Next, the state diagram, will be converted to a state table from which the circuit will be designed.

Sequence Detector: 1101 X CLK Z Input X: Output Z: ? Mealy machine Overlapping sequences are allowed

Step 1: Finding a State Diagram  A state is an abstraction of the history of the past applied inputs to the circuit. The interpretation of “past inputs” is tied to the synchronous operation of the circuit. E. g., an input value is measured only during the setup-hold time interval for an edge-triggered flip-flop. We add states when one needs to remember the past history  Example: State A represents the fact that two consecutive 1’s have appeared at the input (i.e. a 1 appears at the input during two consecutive clock edges). C In

State Diagram for the recognizer 1101  Define states for the sequence to be recognized: assuming it starts with first symbol X=1, continues through the right sequence to be recognized, and uses output 1 to mean the full sequence has occurred, with output 0 otherwise.  Starting in the initial state (named “S 0 "): Add a state that recognizes the first "1.“ State “S 0 " is the initial state, and state “S 1 " is the state which represents the fact that the "first" one in the input subsequence has occurred. The first “1” occurred while being in state S 0 during the clock edge. S0S0 S1S1 1/0 output input Reset

State Diagram for the sequence 1101 (cont.)  Assume that the 2 nd 1 arrives of the sequence 1101: needs to be remembered: add a state S 2  Next, a “0” arrives: part of the sequence 1101 that needs to be remembered; add state S 3  The next input is “1” which is part of the right sequence 1101; now output Z=1 S0S0 S1S1 1/0 …1 S2S2 1/0 …11 0/0 S3S3 …110 1/1 ?

Completing the state diagram  Where does the final arrow go to: The final 1 of the sequence 1101 can be the beginning of another sequence; thus the arrow should go to state S 1 ? S0S0 S1S1 1/0 …1 S2S2 1/0 …11 0/0 S3S3 …110 1/1

Completing the state diagram  Start is state S 0 : assume an input X=0 arrives; what is the next state?  Next, consider state S 1 : input X=0; next state?  Next state S 2 and S 3 : completes the diagram  Each state should have two arrows leaving S0S0 S1S1 1/0 …1 S2S2 1/0 …11 0/0 S3S3 …110 1/1 0/0 …0 0/0 1/0

Example: State Diagram for the recognizer 1001 S0S0 S1S1 1/0 …1 S2S2 0/0 …10 0/0 S3S3 …100 0/0 …0 1/0 1/1 1/0 0/0

Step 3: State Assignment for 1101  Right now States have names such as S 0, S 1, S 2 and S 3  In actuality these state need to be represented by the outputs of the flip-flops.  We need to assign each state to a certain output combination AB of the flip-flops: e.g. State S 0 =00, S 1 =01, S 2 =10, S 3 =11 Other combinations are possible: S 0 =00, S 1 =10, S 2 =11, S 3 =01 Combina- tional Circuit Storage (D Flip- flops) External Inputs State Next State Comb. crct CLOCK Present state

Possible state assignments for 4 states with minimum number of bits  For state S 0 : 4 possibilities (00, 01, 10, 11)  Than for state S 1 there will be 3 possible assignments left: e.g. is S 0 =00, then S 1 can be 01, 10 and 11  For S 2 : 2 possible e.g. S 0 =00, S 1 =01 than S 2 can be 10 or 11  For S 3 : 1 assignment  Thus total of 4x3x2x1=24

“Gray Code” Assignment: State Assignment: Gray code Present State A B Next State x = 0 x = 1 A + B + Output x = 0 x = 1 Z Resulting coded state table: S 0 = 0 0 S 1 = 0 1 S 2 = 1 1 S 3 = 1 0 State Table:

Step 4: Find Flip-Flop Input and Output Equations Idea, New product Specification DADA DBDB Comb. Crct. OUTOUT IN State Diagram State Table Select type of Flip-flop Input equations to FF, output eq. Verification State encoding A B Next state A + and B +

Find Flip-Flop Input and Output Equations: – Gray Code Assignment  Assume D flip-flops  K-maps: B A X B A X DADA DBDB Present State A B Next State x = 0 x = 1 A + B + Output x = 0 x = 1 Z D A = AB + XB D B = X Z = XAB’

Circuit for Gray Code assignment: Map Technology  D A = AB + XB  D B = X  Z = XAB’ 5V DADA DBDB A B Clock D D C R Z C R X Reset

Exercise  Design a sequential circuit for the State Diagram of recognizer (1001).