ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan.

Slides:

Advertisements

Similar presentations

COE 202: Digital Logic Design Sequential Circuits Part 2

Advertisements

Lab 2: Finite State Machines CS 3410 Spring 2015.

Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.

State-machine structure (Mealy)

Analysis of Clocked Sequential Circuits

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.

ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.

1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.

CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.

Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.

Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.

Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.

DISCUSSION CSE 140L 3 rd November 2010 Vikram Murali.

ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.

ECE 331 – Digital System Design

ECE C03 Lecture 101 Lecture 10 Finite State Machine Design Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.

Give qualifications of instructors: DAP

1 COMP541 State Machines Montek Singh Feb 6, 2007.

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

ECE 301 – Digital Electronics

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.

ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A.

ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.

Lecture 10 Topics: Sequential circuits Basic concepts Clocks

ECE 3130 – Digital Electronics and Design Lab 7 Binary Counter Fall 2012 Allan Guan.

ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)

ECE 3130 – Digital Electronics and Design

State Machines.

Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.

Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.

Lecture 5. Sequential Logic 2 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.

FINITE STATE MACHINES (FSMs)

DLD Lecture 26 Finite State Machine Design Procedure.

Digital Logic Design.

1 A counter counts Number of elements in counter determines how many different states we need For example, an eight-state counter can count eight steps.

Finite State Machines Prof. Sirer COMP 303 Koç University.

Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.

Registers; State Machines Analysis Section 7-1 Section 5-4.

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

CSCE 211 Digital Design Lecture 12 Registers

Introduction to Sequential Logic Design Finite State-Machine Analysis.

Sequential Circuit: Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

State Machine Design State Machine Design Digital Electronics

State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.

Presentation on Digital Door Lock Digital System Design Presenter: Subash Chandra Pakhrin 072MSI616 MSC in Information and Comm. Engineering Pulchowk Campus.

Introduction to Sequential Logic Design

Introduction to Advanced Digital Design (14 Marks)

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

ECE 301 – Digital Electronics

FINITE STATE MACHINES (FSMs)

Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.

CSE 140L Discussion Finite State Machines.

ECE 3130 – Digital Electronics and Design

Recap D flip-flop based counter Flip-flop transition table

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

FINITE STATE MACHINES.

Instructor: Alexander Stoytchev

Presentation transcript:

ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan

What is a State Machine? A model of a machine that can be in one of several states (e.g. traffic lights) Different representations: – State tables – State diagrams – State equations Allan Guan

Mealy and Moore State Machines Mealy machine – Output values are determined by both the current state and the current inputs Moore machine – Output values are determined solely by the current state Allan Guan

Objectives Design both a Mealy and Moore machine to detect the sequence, 1010, in a bit pattern Draw a state table Implement a Mealy machine using D flip-flops Allan Guan

Moore Machine Present State Next StateOutput Input=0Input=1 S 1 (000) S 2 (001)0 S 3 (010)S 2 (001)0 S 3 (010)S 1 (000)S 4 (011)0 S 3 (010)S 2 (001)0 S 5 (100)S 1 (000)S 4 (011)1 Allan Guan

Mealy Machine Current State Next StateOutput Input=0Input=1Input=0Input=1 S 1 (00) S 2 (01)00 S 3 (10)S 2 (01)00 S 3 (10)S 1 (00)S 4 (11)00 S 3 (10)S 2 (01)10 Allan Guan

Mealy Implementation using DFF Inputs of combinational circuit Output of combinational circuit Present stateInputNext stateFlip flop inputs output ABxABDADBy Allan Guan

Circuit Implementation Allan Guan

Output Allan Guan