1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project - 2006.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
by Alexander Glavtchev
Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
6.1 Transistor Operation 6.2 The Junction FET
Metal Oxide Semiconductor Field Effect Transistors
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
High-K Dielectrics The Future of Silicon Transistors
Zhang Xintong 11/26/2014 Process technologies for making FinFETs.
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
EE/MAtE1671 Front-End-Of-Line Variability Considerations EE/MatE 167 David Wahlgren Parent.
Miniaturizing Computers: Evolution of Processors
Outline Introduction – “Is there a limit?”
Lecture #25a OUTLINE Interconnect modeling
Lecture 2: CMOS Transistor Theory
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
J. H. Woo, Department of Electrical & Computer Engineering Texas A&M University GEOMETRIC RELIEF OF STRAINED GaAs ON NANO-SCALE GROWTH AREA.
Mobility Chapter 8 Kimmo Ojanperä S , Postgraduate Course in Electron Physics I.
Optional Reading: Pierret 4; Hu 3
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler.
CMOS Scaling Two motivations to scale down
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Basic MOSFET I-V characteristic(1/3) High circuit operation speed  large I ON small Subthreshold Slope (SS) Low power consumption  small I OFF (Silicon-on-insulator.
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
ECE 875: Electronic Devices Prof. Virginia Ayres Electrical & Computer Engineering Michigan State University
Introduction to FinFet
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
Limitations of Digital Computation William Trapanese Richard Wong.
Laboratoire Matériaux et Microélectronique de Provence UMR CNRS Marseille/Toulon (France) - M. Bescond, J-L. Autran, M. Lannoo 4 th.
Investigation of Performance Limits of Germanium DG-MOSFET Tony Low 1, Y. T. Hou 1, M. F. Li 1,2, Chunxiang Zhu 1, Albert Chin 3, G. Samudra 1, L. Chan.
Strained Silicon MOSFET R Jie-Ying Wei Department of Electrical Engineering and Graduate Institute of Electronics Engineering National Taiwan University,
The crystal structure of the III-V semiconductors
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Short Channel Effects in MOSFET
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
Organization Introduction Simulation Approach Results and Discussion
W E L C O M E. T R I G A T E T R A N S I S T O R.
Novel Metal-Oxide-Semiconductor Device
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
EE105 - Spring 2007 Microelectronic Devices and Circuits
Many solids conduct electricity
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
MURI Plans March 27, 2005 S. E. Thompson
Spin-Orbit Coupling. Spin-Orbit Coupling First Some General Comments An Important (in some cases) effect we’ve left out! We’ll discuss it mainly for terminology.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
1 Material Model 4 Single Electron Band Structure in Strained Layers.
RTL Simulator for VChip 1999/11/11 이재곤. RTL Simulator for VChip  현재 상황 Compiled-code 로 변환 중  VBS 의 내장된 obj 파일을 이용하려 하였으나 제 대로 구현되어 있지 않음  Obj 파일 :
Graphene Based Transistors-Theory and Operation; Development State
Semiconductor Device Modeling
by Alexander Glavtchev
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
Nanowire Gate-All-Around (GAA) FETs
Lecture 2:
III-V P-Channel FET’s Mobility Issues
Strained Silicon MOSFET
Optional Reading: Pierret 4; Hu 3
MOS Capacitor Basics Metal SiO2
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
PRESENTATION ON TRI GATE TRANSISTOR PREPARED BY: SANDEEP ( )
Beyond Si MOSFETs Part IV.
Strained Silicon Aaron Prager EE 666 April 21, 2005.
Presentation transcript:

1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project

2 Outline  Brief history of MOSFET scaling and need for Strained Silicon.  Understanding Strain.  Si valence band structure calculation using k.p method.  Si valence band structure calculation using tight binding method.  Strain effects on Si valence and conduction band – qualitative picture.  Summary

3 MOSFET Scaling History  Si MOSFET first demonstrated in SSDRC in  Improved dramatically due to gate length scaling driven by  Increased density and speed  Lower costs  Power improvements  Semiconductor industry scaled the MOSFET channels based on Moore’s law (1965). Simple geometric scaling followed.  Constant field scaling introduced by Dennard et. al. (1974).

4 MOSFET Scaling History  Constant field scaling too restrictive  Subthreshold nonscaling  Power-supply voltage not scaled proportional to channel length  Generalized scaling is preferable which allows oxide field to increase  Shape of 2-D electric field pattern preserved (channel doping engineering)  Short channel effects do not become worse

5 MOSFET Scaling Limits  But conventional planar bulk MOSFET channel length scaling is slowing  Increased off-state leakage  Increased off-state power consumption  Degraded carrier mobility due to very high vertical fields (thin oxides <2nm)  Lithographic limitations  Little improvement in switching performance  Inability to scale supply voltage and oxide thickness

6 Continued Transistor Scaling  “No exponential is forever” – Gordon Moore  But present scaling limits for Si MOSFET are caused by materials and device structure and are not hard quantum limits  Continued scaling requires new materials and device structures  High –K dielectrics  Strained Si  Novel channel materials (Ge, III-V semiconductors)  Non classical CMOS devices (FinFETs etc.)

7 Strained Silicon  Strained Silicon has been adopted in all advanced logic technologies  Scalable to future generations  Easily incorporated in existing processes  Enhances performance even in the ballistic regime due to effective mass reduction 90nm INTEL Technology node transistor with process induced uniaxial stress [Thompson 04]

8 How is strain added to silicon ? Uniaxial stress is induced in the following ways  SiGe source-drain for PMOS  Tensile nitride capping layer for NMOS

9 How is strain added to silicon ? Biaxial stress is induced by epitaxialy growing a silicon layer on relaxed SiGe. The lattice mismatch induces biaxial tensile stress in the silicon layer.

10 Outline  Brief history of MOSFET scaling and need for Strained Silicon.  Understanding Strain.  Si valence band structure calculation using k.p method.  Si valence band structure calculation using tight binding method.  Strain effects on Si valence and conduction band – qualitative picture.  Summary

11 Understanding Strain Stress (  ) : Strain (  ) :

12 Understanding Strain Elastic Stiffness Coefficients Elastic Compliance Coefficients

13 Outline  Brief history of MOSFET scaling and need for Strained Silicon.  Understanding Strain.  Si valence band structure calculation using k.p method.  Si valence band structure calculation using tight binding method.  Strain effects on Si valence and conduction band – qualitative picture.  Summary

14 Silicon valence band using k.p The form of the Schrodinger equation when written in terms of u nk (r) near a particular point k 0 of interest.

15 Silicon valence band using k.p Luttinger-Kohn’s model: k.p method for degenerate bands  Mainly for silicon valence bands  Consider the heavy hole, light hole and split-off bands as class A and rest of the bands as class B  Use 2 nd order degenerate perturbation theory

16 Luttinger-Kohn Hamiltonian

17 Valence Band structure

18 Valence Band structure

19 Valence Band structure

20 Outline  Brief history of MOSFET scaling and need for Strained Silicon.  Understanding Strain.  Si valence band structure calculation using k.p method.  Si valence band structure calculation using tight binding method.  Strain effects on Si valence and conduction band – qualitative picture.  Summary

21 Silicon Valence band using tight-binding method pxpx pypy pzpz  sp3s* tight binding picture used  20x20 Hamiltonian including spin-orbit interaction considered  Silicon valence band predominantly composed of p- bonding states which are degenerate at the  point

22 Tight binding Band structure

23 Tight binding Band structure

24 Outline  Brief history of MOSFET scaling and need for Strained Silicon.  Understanding Strain.  Si valence band structure calculation using k.p method.  Si valence band structure calculation using tight binding method.  Strain effects on Si valence and conduction band – qualitative picture.  Summary

25 Strain effects on silicon valence band  Splits the degeneracy of the valence band at the  point  The bands are no longer just HH or LH due to the strong coupling between the two, but either HH-like or LH-like  Biaxial stress does not warp the bands much due to the presence of only a hydrostatic component in the strain matrix which maintains the crystal symmetry.  Uniaxial stress warps the bands causing a reduction in the effective mass due to the presence of a shear term which destroys the crystal symmetry

26 Summary  k.p method is emperically based and treats the band structure with precision  k.p is useful for calculating band structure only for k values close to the band edge which is generally the region of interest  Tight-binding on the other hand considers the microscopic interatomic interactions and hence gives a good physical insight into the strain effects on the band structure  We see differences in the exact band structures computed by the two methods but they show similar trends under the application of strain  Computing more accurate band structures with the tight-binding method involves consideration of up to 10 orbitals (sp3d5s*) along with spin which gets very complicated when the strain effect is added Thank You