Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang

Slides:



Advertisements
Similar presentations
Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.
Advertisements

ITS THE FINAL LECTURE! (SING IT, YOU KNOW YOU WANT TO) Operations Research.
Routing and Congestion Problems in General Networks Presented by Jun Zou CAS 744.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
1 Routing and Wavelength Assignment in Wavelength Routing Networks.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Gossip Scheduling for Periodic Streams in Ad-hoc WSNs Ercan Ucan, Nathanael Thompson, Indranil Gupta Department of Computer Science University of Illinois.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
Lectures on Network Flows
Distributed Algorithms for Secure Multipath Routing
MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Chapter 2 – Netlist and System Partitioning
Chapter 7 Network Flow Models.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
NetworkModel-1 Network Optimization Models. NetworkModel-2 Network Terminology A network consists of a set of nodes and arcs. The arcs may have some flow.
StaticRoute: A novel router for the dynamic partial reconfiguration of FPGAs Brahim Al Farisi, Karel Bruneel, Dirk Stroobandt 2/9/2013.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS 2007 (TPDS 2007)
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
Global Routing.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
Chi-Cheng Lin, Winona State University CS 313 Introduction to Computer Networking & Telecommunication Chapter 5 Network Layer.
AUTOMATIC BUS PLANNER FOR DENSE PCBS Hui Kong, Tan Yan and Martin D.F. Wong Department of Electrical and Computer Engineering, University of Illinois at.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building Yanfeng Wang, Qiang Zhou, Xianlong Hong, and Yici Cai Department of Computer Science and.
A Negotiated Congestion based Router for Simultaneous Escape Routing Q.Ma, T.Yan and Martin D.F. Wong Department of Electrical and Computer Engineering.
Fast Algorithms for Slew Constrained Minimum Cost Buffering S. Hu*, C. Alpert**, J. Hu*, S. Karandikar**, Z. Li*, W. Shi* and C. Sze** *Dept of ECE, Texas.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
Reliability-Oriented Broadcast Electrode- Addressing for Pin-Constrained Digital Microfluidic Biochips Department of Computer Science and Information Engineering.
NCKU CSIE EDALAB Tsung-Wei Huang, Chun-Hsien Lin, and Tsung-Yi Ho Department of Computer Science and Information Engineering.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
NCKU CSIE EDALAB Tsung-Wei Huang and Tsung-Yi Ho Department of Computer Science and Information Engineering National Cheng.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
Efficient Resource Allocation for Wireless Multicast De-Nian Yang, Member, IEEE Ming-Syan Chen, Fellow, IEEE IEEE Transactions on Mobile Computing, April.
System in Package and Chip-Package-Board Co-Design
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
1 EE5900 Advanced Embedded System For Smart Infrastructure Static Scheduling.
Static Timing Analysis
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
VLSI Physical Design Automation
Elena Maftei Technical University of Denmark DTU Informatics
Lectures on Network Flows
Routing Algorithms.
Presentation transcript:

A Network-Flow Based Algorithm for Digital Microfluidic Biochip Routing Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang Department of CSIE, NTU 18th VLSI Design/CAD Symposium, Taiwan, 2007

Outline Introduction Droplet Routing Problem Biochip Routing Algorithm Global Routing – Network based Detailed Routing – Negotiation based Experimental Results Conclusions

Introduction Electrowetting on Dielectric (EWOD) 絕緣層電潤濕現象 The digital microfluidic biochips are based on the manipulation of droplets in a 2D array The basic operations (e.g., mix, dilute, etc.) can be performed anywhere in the 2D array Electrodes can be re-programmed

Droplet Routing A droplet can move to an adjacent cell when the corresponding electrode is activated The droplet routing problem is to route all droplets From a source pin to a target pin From a source pin to a waste reservoir From a reservoir/dispensing port to a target pin

Droplet Routing (cont.) Sequentially route each 2D plane to determine the routing path and schedule of each droplet Fluidic constraint To avoid the unexpected mixing of two droplets of different nets during their transportation Timing constraint The maximum allowed transportation time of a droplet

Fluidic Constraints Static fluidic constraint The minimum spacing between two droplets is one cell Dynamic fluidic constraint No other droplets can stay in the 3D cube, when dp is located at cell c at time tp t = tp t = tp + 1 t = tp - 1

Timing Constraint The maximum allowed transportation time of a droplet d from its source s to target c: Tmax Earliest reaching time: minT(c, d) = md(c, s) Latest time of staying at c: maxT(c, d) = Tmax - md(c, s) c is available to d at time t if maxT ≥ minT Idle interval: [minT(c, d), maxT(c, d)] The timing interval that d can stay at c Violation interval: [minT(c, d) - 1, maxT(c, d) + 1] No other droplets can be scheduled in violation interval at c or the neighboring cells of c

Droplet Routing Problem of One 2D Plane Given Netlist of nets, where each net is a 2-pin net (one droplet) or a 3-pin net (two droplets) Location of pins and obstacles Timing constraint Objective Route all droplets from their source pins to target pins Minimize the number of cells for routing Constraint Both the fluidic and the timing contraints are satisfied

Biochip Routing Algorithm

Net Criticality A net n is said to be critical if n has few possible solutions (routing paths and schedules) due to timing constraint The routing solution of n will be affected by other nets u(c, n, t) is 1 if c is available to net n at time t

Global Routing Determine a rough routing path for each droplet Decompose into a set of subproblems by selecting a set of independent nets that do not interfere with each other Two nets are said to be independent nets if Their bounding boxes do not overlap, or All cells in the overlapping area are violation-free cells One cell such that the idle interval of d1 overlaps with violation interval of d2  Not violation-free cell Construct a conflict graph for net selection

Network-Flow Based Routing Algorithm Use min-cost max-flow (MCNF) algorithm to solve each subproblem Divide a biochip into a set of global cells gc Each global cell contains 3x3 basic cells A node vpa in the flow graph represents At least one cell c in gcp is available to da and c is in the bounding box of net a

Network-Flow Based Routing Algorithm (cont.) Each node has its capacity Kp – UGp Kp is the capacity of a global cell p Total time of each droplet staying at each cell in gcp UGp is the number of droplets that currently uses gcp Each node has its cost Φ(vpa) |N’|: # input nets, snp: # input nets that can use gcp Encourage multiple droplets to share the same global cell Encourage two nets in N’ to share the same global cell

Handling 3-pin Nets Route the droplet d1 with a longer Manhattan distance first Then route d2 to one of the global cells, common mixing nodes, that are used by d1 Common Mixing Nodes

Detailed Routing Ref.: “Pathfinder: a negotiation-based perfrormance-driven router for fpgas,” L. McMurchie and C. Ebeling, in FPGA,1995 Route and schedule each droplet in the decreasing order of their criticality Determine the arrival and departure times of each droplet on each cell To find the minimum cost routing tree RTa for each droplet on net a

Negotiation Based Algorithm Construct a routing graph A unique node vp for each cell cp vp and vq are connected via a directed edge if droplets can move from cp to cq The node vp is associated with its cost UC(vp) is 0 if cp is used by at least one droplet The F term is to guide to satisfy the fluidic constraint If the fluidic constraint is violated in many previous iterations, F will be large. The router tends not to use vp at time t to route droplets

Experimental Results Compared with [5] Smaller total number of cells used for routing (237 vs. 267) Less CPU time (0.03 sec vs. 0.15 sec)

Conclusions First network-flow based routing algorithm for digital microfluidic biochip routing Compared with recent routing works, the algorithm can achieve better solution quality with less CPU time