Universal Measurement System with Web Interface Maciej Lipiński Ph.D. Krzysztof Poźniak, MSc Grzegorz Kasprowicz Wilga 30.05.2008 r.

Slides:



Advertisements
Similar presentations
Multi Functional Digital Fault Recorder
Advertisements

Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Team 7 / May 24, 2006 Web Based Automation & Security Client Capstone Design Advisor Prof. David Bourner Team Members Lloyd Emokpae (team Lead) Vikash.
Pico-SAM9G45 Development Board for Envirobat Presented by Kiran G K Date : 18/06/13.
Jason CrayJoseph Mundackal Michael WarscoRyan Sherlock.
Introduction Characteristics of USB System Model What needs to be done Platform Issues Conceptual Issues Timeline USB Monitoring Final Presentation 10.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
第 1 /28 頁 Implementation LAN91c111-NE driver on Altera cyclone NIOS SoC development board 蕭詣懋 SoC EE CCU 5/23/2005 蕭詣懋
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
CSCE 430/830 A Tutorial of Project Tools By Dongyuan Zhan Feb. 4, 2010.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
OS Implementation On SOPC Final Presentation
FreeBSD/arm on the Atmel AT91RM9200 Warner Losh Timing Solutions, Inc BSDcan 2006 May 12, 2006 Experiences.
Watt Watch Hassan Alabudib Yirui Huang Peng Chen Kamal Sabi Marisol Lozano Roman.
Camera Interfacing using ARM7
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
Chongo Service Training Hardware Overview Prepared by Merlin Miller, Dave Jordahl, John Ciardi, March 2005.
University of Bergen public domain software: SEISLOG Linux, data-acquisition system for standard PC and embedded lowcost, low-power solutions Terje Utheim.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
ECE 477 DESIGN REVIEW TEAM 2  FALL 2011 Members: Bo Yuan, Yimin Xiao, Yang Yang, Jintao Zhang.
1 Universal Measurement System with Web Interface Maciej Lipiński Ph.D. Krzysztof Poźniak, MSc Grzegorz Kasprowicz Wilga r.
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Low Cost Radar and Sonar using Open Source Hardware and Software
Supplementary to Presentation on Kiosk Services ATM System Overview TrigMax Enterprise Solutions Mason Liu, Ph.D.
1Auger - North / October 2005 J-M.Brunet, S.Colonges, B.Courty, Y.Desplanches, L.Guglielmi, G.Tristram APC Laboratory – CNRS / IN2P3.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
LCLS Undulator Positioning Control System Shifu Xu, Joseph Xu, Josh Stein Control Group, AES/APS, ANL June 15, 2006.
AMCOM MK66 guidance system System interface specifications Rocket management system (Target acquisition system on helicopter) IMU GPS Actuator.
Component 6 - Health Management Information Systems Unit 2-1a - Hardware and Software Supporting Health Information Systems.
NIOS II Ethernet Communication Final Presentation
ARM 7 & ARM 9 MICROCONTROLLERS AT91 1 Development Tools & Partners.
SOC Consortium Course Material Core Peripherals National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
A Hardware Based Cluster Control and Management System Ralf Panse Kirchhoff Institute of Physics.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  An ability to sample analog voltage signal range from -12 V to 12 V via BNC;  An ability to reconstruct.
Health Management Information Systems Unit 2 Hardware and Software Supporting Health Information Systems Component 6/Unit21 Health IT Workforce Curriculum.
New product introduction:
ARM 7 & ARM 9 MICROCONTROLLERS AT91 1 AT91RM9200 Software delivery.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Michael Rahaim, PhD Candidate Multimedia Communications Lab
Software Defined Radio
Depth Analysis With Stereo Cameras
Production Firmware - status Components TOTFED - status
COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE
NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY
Commodity Flash ADC-FPGA Based Electronics for an
ECE 477 Final Presentation Team 2 Spring 2012
Command and Data Handling
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

Universal Measurement System with Web Interface Maciej Lipiński Ph.D. Krzysztof Poźniak, MSc Grzegorz Kasprowicz Wilga r.

Presentation plan Outline of the project hardware Outline of the project hardware Goal and applications of the system Goal and applications of the system Characteristic of developed parts Characteristic of developed parts Overview and details of system interfaces Overview and details of system interfaces Future work Future work

Outline of the project Main module (100x80mm ): Main module (100x80mm ): Switched-mode Power SupplySwitched-mode Power Supply Graphic controllerGraphic controller Sound controllerSound controller I2C interfaceI2C interface Peripherals: USB, RS232, Ethernet ports, output for built-in LCD-TFT and for VGA monitorPeripherals: USB, RS232, Ethernet ports, output for built-in LCD-TFT and for VGA monitor Single Board Computer module (50x70mm): Single Board Computer module (50x70mm): Microprocessor: ARM9 (AT91RM9200)Microprocessor: ARM9 (AT91RM9200) 128MB SDRAM128MB SDRAM Ethernet interface 10/100 MbitEthernet interface 10/100 Mbit FLASH 8MBFLASH 8MB SD/MMC reader,SD/MMC reader, Interfaces: 2 x Serial ports, 2x USB hub and deviceInterfaces: 2 x Serial ports, 2x USB hub and device Acquisition module: Acquisition module: ALTERA Cyclone IALTERA Cyclone I 2 x fast, 105MS/s. 14 bit ADCs2 x fast, 105MS/s. 14 bit ADCs SSRAM – 128k x 32SSRAM – 128k x 32 Hardware provided by Grzegorz Kasprowicz, consists of 3 modules:

Utilization of the hardware to create an autonomous, universal measurement system with Ethernet interface and operating system on board, in order to enable on-fly reconfiguration accordingly to the user’s needs. Creation of TCP/IP and web-based control interface. Acquisition in dangerous places (i.e. high energy physics) Acquisition in places which are difficult to access Reconfigurable measurement system Digital oscilloscope The goal of the project

Measurement system block diagram and data flow

Characteristics: Linux customized for AT91RM9200 : Linux customized for AT91RM9200 : Kernel: linux Kernel: linux Busybox: version 1.7.2Busybox: version uClibc library: version uClibc library: version FPGA configuration FPGA configuration Done via SPIDone via SPI Acquisition logic features: Acquisition logic features: Autotrigger and external triggerAutotrigger and external trigger Trigger slope choiceTrigger slope choice Sampling timeSampling time Trigger delayTrigger delay Record lenghtRecord lenght Interrupt end of acquisition notificationInterrupt end of acquisition notification

Overview of interfaces

FPGA configuration design

Acquired data readout

Acquisition data storage

Work to be done: Research Research Peripheral driversPeripheral drivers Signal processing algorithmsSignal processing algorithms ProtocolsProtocols Visualization techniquesVisualization techniques Interface managementInterface management Operating System preparation Operating System preparation Bootable from SD/USBBootable from SD/USB Development of driversDevelopment of drivers Appropriate components (ex. necessary server)Appropriate components (ex. necessary server) Reasonable sizeReasonable size FPGA (HDL, glue logic) FPGA (HDL, glue logic) Signal processing algorithms implementationSignal processing algorithms implementation Software Software Programs (or drivers) development :Programs (or drivers) development : Data processing Data processing Data visualization Data visualization Implementation of one of the standard measurement protocolsImplementation of one of the standard measurement protocols Create user interface:Create user interface: General configuration and reconfiguration General configuration and reconfiguration Remote application control Remote application control Remote measurement Remote measurement Direct control (LCD, mouse, Keyboard) Direct control (LCD, mouse, Keyboard) Tests Tests The system will be tested as a double channel digital oscilloscope and spectrum analyzerThe system will be tested as a double channel digital oscilloscope and spectrum analyzer

The End