A 5.25-GHz CMOS Folded-Cascode Even-Harmonic Mixer for Low-Voltage Applications Ming-Feng Huang, Chung J. Kuo, Senior Member, IEEE, and Shuenn-Yuh Lee,

Slides:



Advertisements
Similar presentations
1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明 學生 : 黃世一
Advertisements

- Faculty of Engineering Integrated Circuits Laboratory 28-June-2003 Integrated RF Receivers Design Issues Presented by: Sameh Assem Ibrahim.
1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.
Ultra-Low-Power Series Voltage Regulator for Passive Microwave RFID transponders 指導教授:林志明 教授 級別:碩一 學生:張家瑋 Giuseppe De Vita, Giuseppe Iannaccone Dipartimento.
A Digitally Programmable Polyphase Filter for Bluetooth By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department.
60-GHz Direct-Conversion Transceiver on 130-nm CMOS with Integrated Digital Control Interface B. N. Wicks, C. M. Ta, F. Zhang, P. Nadagouda, B. Yang, Z.
A Wideband Low Power VCO for IEEE a
High-speed Current- based Comparators ECE 1352 Presentation By: Duy Nguyen.
A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.
学术报告 A Low Noise Amplifier For 5.2GHz Application Using 0.18um CMOS 蔡天昊
An Ultra-Wideband CMOS Low Noise Amplifier for 3–5-GHz UWB System
RF CMOS LC-Oscillator With Source Damping Resistors 指導教授 : 林志明 學生 : 劉彥均 Seok-Ju Yun, Chong-Yul Cha, Hyoung-Chul Choi, and Sang-Gug Lee IEEE MICROWAVE AND.
A Dynamic GHz-Band Switching Technique for RF CMOS VCO
ECE1352F University of Toronto 1 60 GHz Radio Circuit Blocks 60 GHz Radio Circuit Blocks Analog Integrated Circuit Design ECE1352F Theodoros Chalvatzis.
1 Wideband LNA for a Multistandard Wireless Receiver in 0.18μm CMOS 指導教授 : 林志明 學生 : 黃世一
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
1 A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER 指導教授:林志明 所長 指導學生:賴信吉 : 彰師大 積體電路設計研究所.
1 A Low-Voltage Folded- Switching Mixer in 0.18-um CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, andArthur H. M. van Roermund,
1 姓名 : 李國彰 指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.
Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.
ADS Design Guide.
High-Speed Track-and-Hold Circuit Design October 17th, 2012 Saeid Daneshgar, Prof. Mark Rodwell (UCSB) Zach Griffith (Teledyne)
A Ku-Band Interference-Rejection CMOS Low-Noise Amplifier Using Current-Reused Stacked Common-Gate Topology Adviser : Zhi-Ming Lin Postgraduate : Chia-Wei.
1 Power Amplifier With Low Average Current and Compact Output Matching Network 指導老師 : 林志明 學生 : 黃政德 系級 : 積體所研一 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
A CMOS VCO with 2GHz tuning range for wideband applications Speaker : Shih-Yi Huang.
A 1.5-V 6-10-GHz Low LO-Power Broadband CMOS Folded-Mirror Mixer for UWB Radio H.-W. Chung, H.-C. Kuo, and H.-R. Chuang Institute of Computer and Communication.
1 學生 : 李國彰 指導教授:林志明 A Fully Matched High Linearity 2- w PHEMT MMIC Power Amplifier for 3.5 GHz Application ( IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
Final Project in RFCS in the MINT Program of the UPC by Sven Günther
Virginia Polytechnic Institute and State University Bradley Department of Electrical and Computer Engineering 1.
A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
A 1 Volt CMOS Pseudo Differential Amplifier Apirak Suadet and Varakorn Kasemsuwan Department of Electronics, Faculty of Engineering, King Mongkut's Institute.
A 90nm CMOS Low Noise Amplifier Using Noise Neutralizing for GHz UWB System 指導教授:林志明 教授 級別:碩二 學生:張家瑋 Chao-Shiun Wang; Chorng-Kuang Wang; Solid-State.
1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明 教授 學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.
指導教授:林志明 老師 研究生:林高慶 學號:s
A Single Capacitor Bootstrapped Power Efficient CMOS Driver José C. García, Juan A. Montiel–Nelson Institute for Applied Microelectronics, Department of.
8GHz, lV, High Linearity, Low Power CMOS Active Mixer Farsheed Mahrnoudi and C. Andre T. Salama The Edward S. Rogers Sr. Department of Electrical & Computer.
A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.
DESIGN OF LOW POWER CURRENT-MODE FLASH ADC
1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, ISCAS IEEE International Symposium.
Berny, A. D. ; Niknejad, A. M. ; Meyer, R. G
A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明 教授 學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;
Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II:
MMIC design activities at ASIAA Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Ho-Yeh Chang (NCUEE), Ping-Cheng Huang, Che-Chung.
1 Bus Encoding for Total Power Reduction Using a Leakage-Aware Buffer Configuration 班級:積體所碩一 學生:林欣緯 指導教授:魏凱城 老師 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION.
A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs 指導教授:林志明 老師 研 究 生:賴信吉 MAIL :
1 Ultra-broadband 20.5 – 31 GHz monolithically-integrated CMOS power amplifier 指導教授 : 林志明 教授 學 生 : 劉彥均 A. Vasylyev, P. Weger and W. Simbu¨rger, ELECTRONICS.
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14
Implantable RF Power Converter for Small Animal In Vivo Biological Monitoring 指導教授:林志明 教授 級別:碩一 學生:張家瑋 Proceedings of the 2005 IEEE Engineering in Medicine.
Jinna Yan Nanyang Technological University Singapore
A Linearized Cascode CMOS Power Amplifier 指導教授:林志明 老師 研究生:林高慶 學號: Ko, Sangwon; Lin, Jenshan; Wireless and Microwave Technology Conference, 2006.
1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一 學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.
1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.
學生 : 李國彰 指導教授 : 賴永齡老師 A 1.5V 2.4GHz CMOS Mixer with high linearity ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 6-9, 2004.
指導老師:林志明 學生:黃政德 系級:積體所研一
1 An Intelligent Power Amplifier MMIC Using a New Adaptive Bias Control Circuit for W-CDMA Applications 指導教授 : 林志明 系級 : 積體所 研一 姓名 : 黃政德 IEEE JOURNAL OF.
A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
CSE598A Analog Mixed Signal CMOS Chip Design FM Mixer CMOS Realization (Final Presentation) Zhang Yi.
Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,
彰師大積體電路設計所 A 9–50-GHz Gilbert-Cell Down-Conversion Mixer in 0
A 3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused Technique Microwave and Wireless Components Letters, IEEE Volume 17,  Issue.
A Novel 1. 5V CMFB CMOS Down-Conversion Mixer Design for IEEE 802
A Low-Noise and Low-Power LNA and Mixer for 24-GHz Application
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
Presentation transcript:

A 5.25-GHz CMOS Folded-Cascode Even-Harmonic Mixer for Low-Voltage Applications Ming-Feng Huang, Chung J. Kuo, Senior Member, IEEE, and Shuenn-Yuh Lee, Member, IEEE IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 54, NO. 2, FEBRUARY 2006 指導教授 : 林志明 級別 : 體積所碩一 學生 : 呂致遠 民國 95 年 3 月 28 日

Outline Abstract Introduction Schematic Microphotograph Experimental result Comparison Conclusion References

Abstract 5.25-GHz folded-cascode evenharmonic mixer (FEHM) Reduce the headroom voltage A current reuse circuit Frequency-doubling technique Conversion gain of 8.3 dB IIP3 of 0.03 dBm Supply voltage of 0.9 V LO power of 5.5 dBm Power consumption of 4.95 mW IF frequency of 500 kHz

Introduction The low-voltage RF integrated-circuit (RFIC) development for portable communication equipments has been a focus due to the advances in device technology for high-speed applications. More and more designers have proposed RFIC for high-speed and low- voltage applications.

Direct conversion receiver

Schematic(EHM) fIF=fRF-2fLO Current reuse circuit Frequency- doubling circuit Folded technique Low voltage

FEHM High impedance Cancelled Odd Harmonics

Current reuse circuit

Larger signal (i 2 LO )

Operational limitation

Schematic of the proposed full monolithic FEHM Reduce Headroom voltage Bias buffer VDD=0.9V VRF=0.5VDD

Microphotograph L_tank:st d NT:2.5 PAD NOT ON WAFER ON PCB C_tank: mimcap L1:std NT:5.5 RF-RF+ LO-LO+ VRF IF+IF- ? VLO VDDGND

Experimental result

Simulation(CG vs Fingers and V LO )

CG VS Fingers

Measurement(CG VS LO power and V LO )

IIP2 & IIP3

Isolation VS LO power

NF VS IF

CG VS RF POWER

SUMMARY OF THE COMPARISON

Conclusion FEHM with folded technique Verified by experimental data Large conversion gain Low complexity High operational frequency Direct conversion receivers.

REFERENCES [1] M. Saito, M. Ono, R. Fujimoto, H. Tanimoto, N. Ito, T. Yoshitomi, T. Ohguro, H. S. Momose, and H. Iwai, “0.15-m RF CMOS technology compatible with logic CMOS for low-voltage operation,” IEEE Trans. Electron Devices, vol. 45, no. 3, pp. 737–742, Mar [2] T. Manku, G. Beck, and E. J. Shin, “A low-voltage design technique for RF integrated circuits,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 10, pp. 1408–1413, Oct [3] F. Svelto, M. Conta, V. D. Torre, and R. Castello, “A low-voltage topology for CMOS RF mixers,” IEEE Trans. Consumer Electron., vol. 45, no. 3, pp. 299–309, May [4] J. R. Long, “A low-voltage 5.1–5.8-GHz image-reject downconverter RF IC,” IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1320–1328, Sep [5] E. Abou-Allam, J. J. Nisbet, and M. C. Maliepaard, “Low-voltage 1.9-GHz front-end receiver in 0.5-m CMOS technology,” IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1434–1443, Oct [6] M. N. El-Gamal, K. H. Lee, and T. K. Tsang, “Very low-voltage (0.8 V) CMOS receiver frontend for 5 GHz RF applications,” Proc. Inst. Elect. Eng. Circuits, Devices Syst., vol. 149, pp. 355–362, Oct.–Dec [7] U. Yodprasit and C. C. Enz, “Simple topology for low-voltage and lowpower RF quadrature oscillators,” Electron. Lett., vol. 40, pp. 458–460, Apr [8] K.Kwok and H. C. Luong, “Ultra-low-voltage high-performanceCMOS VCO’s using transformer feedback,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 652–660, Mar [9] B. Matinpour, S. Chakraborty, and J. Laskar, “Novel DC-offset cancellation techniques for even-harmonic direct conversion receivers,” IEEE Trans. Microw. Theory Tech., vol. 48, no. 12, pp. 2554–2559, Dec [10] T. Yamaji, H. Tanimoto, and H. Kokatsu, “An I/Q active balanced harmonic mixer with IM2 cancellers and a 45 phase shifter,” IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2240–2246, Dec [11] T. Yamaji and H. Tanimoto, “A 2 GHz balanced harmonic mixer for direct-conversion receivers,” in Proc. IEEE Custom Integrated Circuits Conf., May 1997, pp – [12] Z. Zhang, Z. Chen, and J. Lau, “A 900 MHz CMOS balanced harmonic mixer for direct conversion receivers,” in Proc. IEEE Radio Wireless Conf., Sep. 2000, pp. 219–222.

REFERENCES [13] S. J. Fang, S. T. Lee, and D. J. Allstot, “A 2 GHz CMOS even harmonic mixer for direct conversion receivers,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 4, 2002, pp. 807–810. [14] L. Sheng, J. C. Jensen, and L. E. Larson, “A wide-bandwidth Si/SiGe HBT direct conversion subharmonic mixer/downconverter,” IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1329–1337, Sep [15] M. Goldfarb, E. Balboni, and J. Cavey, “Even harmonic double-balanced active mixer for use in direct conversion receivers,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1762–1766, Oct [16] Z. Zhang, L. Tsui, Z. Chen, and J. Lau, “A CMOS self-mixing-free front-end for direct conversion applications,” in Proc. IEEE Int. Circuits Syst. Symp., May 2001, pp. 386–389. [17] S.-Y. Lee, M.-F. Huang, and C. J. Kuo, “Analysis and implementation of a CMOS even harmonic mixer with current reuse for heterodyne/direct conversion receivers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 9, pp. 1741–1751, Sep [18] M.-F. Huang, S.-Y. Lee, and C. J. Kuo, “A CMOS even harmonic mixer with current reuse for low power applications,” in Proc. ACM Int. Low Power Electron. Design Symp., Aug. 2004, pp. 290–295. [19], “Design and analysis of a CMOS even harmonic mixer with current reuse circuits,” in Proc. IEEE Asia–Pacific Circuits Syst. Conf., Dec. 2004, pp. 269–272. [20] A. N. Karanicolas, “A 2.7-V 900-MHz CMOS LNA and mixer,” IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1939–1944, Dec [21] S.-G. Lee and J.-K. Choi, “Current-reuse bleeding mixer,” Electron. Lett., vol. 36, pp. 696–697, Apr [22] B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, [23], Design of Analog CMOS Integrated Circuits, Singapore: Mc- Graw-Hill, [24] L. Sheng and L. E. Larson, “An Si–SiGe BiCMOS direct-conversion mixer with second-order and third-order nonlinearity cancellation for WCDMA applications,” IEEE Trans. Microw. Theory Tech., vol. 51, no. 11, pp. 2211–2220, Nov [25] E. A. M. Klumperink, S. M. Louwsma, G. J. M. Wienk, and B. Nauta, “A CMOSswitched transconductor mixer,” IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1231–1240, Aug