11-th CBM Collaboration Meeting. GSI Darmstadt Feb. 26-29, 20081 A New Data Acquisition System based on Asynchronous Technique Yu. Bocharov, A. Gumenyuk,

Slides:



Advertisements
Similar presentations
Kailua-Kona, Marcel Trimpl, Bonn University Readout Concept for Future Pixel Detectors based on Current Mode Signal Processing Marcel Trimpl.
Advertisements

Fault-Tolerant Network-Interface for Spatial Division Multiplexing Based Network-on-Chip By Anup Das.
Multiplexed vs. Simultaneous Data Acquisition Using USB Devices Presented by: Rene Messier Company: Data Translation Company: Data Translation.
Analog Peak Detector and Derandomizer G. De Geronimo, A. Kandasamy, P. O’Connor Brookhaven National Laboratory IEEE Nuclear Sciences Symposium, San Diego.
Information Processing & Digital Systems COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
D SP InputDigital Processing Output Algorithms Typical approach to DASP systems development Algorithms are in the focus at development of any digital signal.
A 600MS/s 30mW 0.13µm CMOS ADC Array Achieving over 60dB SFDR with Adaptive Digital Equalization Time-interleaved ADC array –High sampling rate, low power.
Analog-to-Digital Converters
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
The importance of switching in communication The cost of switching is high Definition: Transfer input sample points to the correct output ports at the.
Data Acquisition. Data Acquisition System Analog Signal Signal Conditioner ADC Digital Processing Communication.
Module I Overview of Computer Architecture and Organization.
Data Converters ELEC 330 Digital Systems Engineering Dr. Ron Hayne
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Derandomiser block E.Atkin, A.Kluev MEPhI,A.Voronin SINP MSU.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
Understanding Data Acquisition System for N- XYTER.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)
Instructor: Evgeniy Kuksin Preformed by: Ziv Landesberg Duration: 1 semester.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Prague, Marcel Trimpl, Bonn University DEPFET-Readout Concept for TESLA based on Current Mode Signal Processing Markus Schumacher on behalf.
Status of the n-XYTER testing Knut Solvag, Gerd Modzel, Christian Schmidt, Markus Höhl, Andrea Brogna, Ullrich Trunk, Hans-Kristian Soltveit CBM.
Throttling – Revisited Walter F.J. Müller, GSI, Darmstadt CBM Collaboration Meeting 13 th April 2010.
Low Power, High-Throughput AD Converters
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
Low Power, High-Throughput AD Converters
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
General: # miniRODS # gains # samples # FIFO pairs EMEC data will contain (in whatever format …) things like: For each event: FIFO channel pattern miniROD.
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.
Possible LLRF Configuration in ILC Sigit Basuki Wibowo LLRF Workshop, Shanghai - Nov 5, 2015.
Low Power, High-Throughput AD Converters
Sampling. Introduction  Sampling refers to the process of converting a continuous, analog signal to discrete digital numbers.
SuperB-DCH S ervizio E lettronico L aboratori F rascati 1LNF-SuperB Workshop – September 2010G. Felici DCH FEE STATUS Some ideas for Level 1 Triggered.
Spring 2006CSE 597A: Analog-Digital IC Design Scan-Flash ADC Low Power, High-Throughput AD Converters Melvin Eze Pennsylvania State University
Acquisition systems VME-CAEN
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Stefano Levorato INFN Trieste
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
Digital readout architecture for Velopix
Development of a Pulse Shape Discrimination IC
DCH FEE 28 chs DCH prototype FEE &
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Jean-Francois Genat LPNHE Universite Pierre et Marie Curie CNRS/IN2P3
Signal conditioning.
A First Look J. Pilcher 12-Mar-2004
Status of n-XYTER read-out chain at GSI
Lesson 1: Overview of Sequential Control and Data Acquisition
Chis status report.
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , A New Data Acquisition System based on Asynchronous Technique Yu. Bocharov, A. Gumenyuk, A. Klyuev, A. Simakov

11-th CBM Collaboration Meeting. GSI Darmstadt Feb ,  To compare architectures Analog FIFO per channel vs. Dig.FIFO per ADC  To estimate a data loss for systems based on architectures compared by a Monte Carlo modeling  To define the ADC specifications Objectives

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , A New Readout System Architecture A New Readout System Architecture As an example – 2 ADC per 128 AFE channels Other variants – 1, 4 ADC PD – peak detector Main Feature Digital FIFO per ADC against Analog FIFO per channel

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Step 1 When a hit occurs in a channel PD locks the this channel in and sends EVENT signal to the control unit

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Step 2 The control unit writes a channel number and a time stamp into a Dual-port Memory/FIFO. Any type of arbiter may be used to prevent conflicts of writing

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Step 3 The High Speed ADC converts the outputs of channels which numbers are stored in FIFO

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Step 4 Converted data conjunctly with a channel number and a time stamp are transmitted to the external memory bus

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Step 5 When the conversion is finished a control unit initializes PD and corresponding MEM content and connects ADC to the next channel or switches it to a shutdown state if FIFO is empty

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Structure of the arbitration logic for analog de-randomizer (2007) Structure of the arbitration logic for analog de-randomizer (2007)

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Simulation of the synthesized arbitration logic Simulation of the synthesized arbitration logic

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Arbitration logic Area Estimation (Encounter, Faraday standard cells, UMC 0.18) Arbitration logic Area Estimation (Encounter, Faraday standard cells, UMC 0.18)

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Total of hits per cycle probability (%) for 128 (a), 64 (b), 32 (c) channel system at 5% channel occupancy for Poisson process Mean – 6.4, 3.2, 1.6 a b c

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , % MSPS CBM-XYTER data loss as a function of total ADC-channels throughput at the best (1) and worse (2) – numerical simulation

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , λ – Poisson distribution parameter, M – number of channels per ADC, θ – channel occupancy, μ – max number of channels may be A-D converted within one cycle Analytical estimation of a data loss for a new readout system Analytical estimation of a data loss for a new readout system

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , % MSPS Data loss of a new readout system as function of ADC 32 (1), 64(2), 128(3) channels per ADC – analytical and numerical

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Figure of merit (FOM) commonly used for ADC characterization P d – power dissipation ENOB – effective number of bits f s – sampling frequency (ENOB spec)

11-th CBM Collaboration Meeting. GSI Darmstadt Feb , Summary  CBM-XYTER 120 MSPS, 128 mW, FOM < 10.7 pJ - 1 AD/chip 60 MSPS, 64 mW, FOM < 10.7 pJ - 2 AD/chip 30 MSPS, 32 mW, FOM < 10.7 pJ - 4 AD/chip Advantage – reduced ADC requirements  New architecture 160 MSPS, 128 mW, FOM < 8.0 pJ - 1 AD/chip 105 MSPS, 64 mW, FOM < 6.1 pJ - 2 AD/chip 75 MSPS, 32 mW, FOM < 4.3 pJ - 4 AD/chip Advantage – elimination of 512 analog MEM cells ADC Pd = 1 mW/channel and ENOB = 6.6 bit (100 quantization levels) Max data loss level = 0.01%