Penn ESE370 Fall2010 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 8, 2010 Adiabatic Amplification.

Slides:



Advertisements
Similar presentations
Topics Electrical properties of static combinational gates:
Advertisements

An Electronic System Power Supply Example
Mihai Albulet 윤석현. A class D amplifier is a switching-mode amplifier that uses two active device driven in a way that they are alternately switched ON.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.
DC Choppers 1 Prof. T.K. Anantha Kumar, E&E Dept., MSRIT
1 EE 136 PROJECT MASOOD NOOR DR. ZHOU 12/06/2003.
9/29/2004EE 42 fall 2004 lecture 131 Lecture #13 Power supplies, dependent sources, summary of ideal components Reading: Malvino chapter 3, Next:
Lecture #24 Gates to circuits
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 7: January 31, 2007 Energy and Power.
Lecture 5 – Power Prof. Luke Theogarajan
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 27: November 5, 2014 Dynamic Logic Midterm.
Lecture 7: Power.
Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.
Instrumentation & Power Electronics
Low Power Design and Adiabatic Circuits P.Ranjith M.Tech(ICT)
Chapter 22 Alternating-Current Circuits and Machines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.
Resistance. Review of Resistors The resistance is an intrinsic property of a material which impedes the flow of charge requiring a pd to be applied so.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Low-Power CMOS Logic Circuit Topic Review 1 Part I: Overview (Shaw) Part II: (Vincent) Low-Power Design Through Voltage Scaling Estimation and Optimization.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2012 Memory Periphery.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
PWM Circuit Based on the 555 Timer. Introduction In applications LED Brightness Control we may want to vary voltage given to it. Most often we use a variable.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2010 Memory Overview.
Guy Lemieux, Mehdi Alimadadi, Samad Sheikhaei, Shahriar Mirabbasi University of British Columbia, Canada Patrick Palmer University of Cambridge, UK SoC.
Caltech CS184 Winter DeHon 1 CS184: Computer Architecture (Structure and Organization) Day 7: January 21, 2005 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 24, 2014 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: November 1, 2010 Dynamic Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2011 Memory Periphery.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 25, 2013 Inductive Noise.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 10, 2010 Energy and Computation.
Lab 6: R-C Circuits Only 6 more labs to go!! A capacitor is a device used to store energy. In this lab we will measure how a capacitor “stores” up or discharges.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Solid-State Devices & Circuits
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 7, 2014 Memory Overview.
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 8, 2013 Memory Overview.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 19, 2012 Ratioed Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
TIME BASE GENERATORS Circuits which is used to generate a linear variation of voltage with time are called voltage time base generators. Circuits which.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Fault detection Lecture (3).
Day 27: November 6, 2013 Dynamic Logic
Reading: Malvino chapter 3, Next: 4.10, 5.1, 5.8
Day 21: October 29, 2010 Registers Dynamic Logic
Day 26: November 10, 2010 Memory Periphery
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 8, 2010 Adiabatic Amplification

Today It is possible to switch without dissipating energy? –Dissipate less than CV 2 driving load C to voltage V? Energy dissipation can be proportional to speed –Slower switching reduces energy –even without reducing V Penn ESE370 Fall DeHon 2

Adiabatic Adiabatic – a thermodynamic process without heat transfer Penn ESE370 Fall DeHon 3

Look at Energy Penn ESE370 Fall DeHon 4 Day 16

Capacitor Charging Energy Penn ESE370 Fall DeHon 5 Day 16

Energy Dissipation When we switch node to zero –Dump charge to ground Every 0  1  0 transition burns CV 2 Penn ESE370 Fall DeHon 6

Energy Recycling? Can we avoid discarding the charge? –Can we recycle the energy rather than throwing it away? –Slogan: “Cycling” rather than “Dumping” Two sub-problems: 1.Pool of reusable charge 2.Moving to/from pool without loss Penn ESE370 Fall DeHon 7

Energy Dissipation Where does the dissipated energy go? Dissipated across transistor charging resistance Penn ESE370 Fall DeHon 8

Dissipation in R Penn ESE370 Fall DeHon 9

Conventional CMOS Spend CV 2 in 0  1  0 cycle –0.5CV 2 dissipated in pullup transistor charging –0.5CV 2 dissipated in pulldown transistor discharging Penn ESE370 Fall DeHon 10

Challenge 2: Reduce Dissipation Can we charge capacitor without dissipation? –With less dissipation? Two sub-problems: 1.Pool of reusable charge 2.Moving to/from pool without loss Penn ESE370 Fall DeHon 11

Adiabatic Switching Described Two Ways (same idea) First Way Penn ESE370 Fall DeHon 12

Constant Current Charging E r = P×T =I 2 RT Charge over time T –Want this T to be a control variable I=(CV dd )/T Penn ESE370 Fall DeHon 13

Slow Switching (chilling out?) If can charge with constant current –Energy dissipated is inversely proportional to charging time –Slower we charge, the less energy we dissipate Penn ESE370 Fall DeHon 14

How Make Constant? Why normally constant not current? –Input changing (V gs )  changing I ds –I(t) = [V dd -V out (t)]/R V out changing How make I(t) constant? –Input settle with no voltage across supply/output –Make  V constant –Ramp V supply with V out Penn ESE370 Fall DeHon 15

Adiabatic Switching Second Way Penn ESE370 Fall DeHon 16

Charging with Small  V Energy cost is due to large  V drop over R –P=I  V Adiabatic discipline: –Never turn on a device with a large voltage drop across it Spend 0.5C(  V) 2 to charge  V –Charge in many small steps N=V/  V Penn ESE370 Fall DeHon 17

Charging with Small  V Spend 0.5C(  V) 2 to charge  V Charge in many small steps N=V/  V E total = N 0.5C(  V) 2 E total = (V/  V) 0.5C(  V) 2 = 0.5CV×  V E total = 0.5CV 2  Time ~ RC per step –Same ratio as before Penn ESE370 Fall DeHon 18

Visually Charge from V dd –N+N-1+N-2+….2+1=N 2 /2 Charge from Ramp –1+1+1+….+1 = N Penn ESE370 Fall DeHon 19

Adiabatic Amplifier Penn ESE370 Fall DeHon 20

Adiabatic Amplifier Discipline: –Set input X before switching V supply Y=/Y=V supply –Ramp V supply slowly to charge Y or /Y –Return V supply to zero before change X Adiabatically –Move charge to Y, /Y Penn ESE370 Fall DeHon 21

Power Supply Want power supply looks like slow ramp Not clear how to produce without energy cost Penn ESE370 Fall DeHon 22

“Ramped” Supply Can produce sine waves with LC circuit –LC circuit moves charge without loss Penn ESE370 Fall DeHon 23

Challenge 1: Reusable Charge Can we borrow and return charge? Two sub-problems: 1.Pool of reusable charge 2.Moving to/from pool without loss Penn ESE370 Fall DeHon 24

Pulsed Supply Pulse enable FET to allow charge to slosh into circuit (or back) Penn ESE370 Fall DeHon 25

Pulsed Supply and Load Penn ESE370 Fall DeHon 26

Resonant Supply Charge moves back and forth between circuit and supply like RLC circuit –Some loss based on circuit R –Small if LC slow (adiabatic switching) –Only that loss that needs to be replaced Costs energy Penn ESE370 Fall DeHon 27

Energy Adiabatic Amplifier Penn ESE370 Fall DeHon 28  shape factor since sine instead of ramp  for sine wave (~1.2)

V dd Selection Minimize with V dd =4V th Penn ESE370 Fall DeHon 29

Leakage and V th Concern with this solution –Runs slow, high leakage –Possibly compensate with large V th Need to run even slower Traditional voltage scaling –Limited V scaling Variation and leakage –Preventing us from scaling V down Sets a lower bound on Energy/Operation Saves energy without scaling down V dd Penn ESE370 Fall DeHon 30

Critical Questions Can we make the supplies efficient enough? –Avoid just moving E loss to supplies Can make sufficiently efficient resonator? Can we get sufficiently good inductors? Can contain leakage sufficiently? Penn ESE370 Fall DeHon 31

Next Time Asymptotically Zero Energy Computation? –Thermodynamically possible? –Connection between information and energy –Reversibility Penn ESE370 Fall DeHon 32

Admin Proj3b Friday Review for final: Monday – Andrew Penn ESE370 Fall DeHon 33

Idea Asymptotically Zero Energy Switching –Energy proportional T -1 –Slower we switch, the more we save Alternate to reducing V dd Two sub-problems: 1.Pool of reusable charge 2.Moving to/from pool without loss Penn ESE370 Fall DeHon 34