Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 CMS Tracker FED Back End FPGA Frame_Sync_out0.

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

John Coughlan et al.Rutherford Appleton Laboratory14th May 20023rd CMS Electronics Week Tracker Front-End Driver Progress Report 3rd CMS Electronics Week.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory12 March 2002 CMS Tracker FED - Front End FPGA.
FX to FX2: A Comparison. Agenda Block diagram Evolution Hardware Firmware Wrap-up.
11-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL I/O System Design.
Peter JansweijerMROD Design Review: November 12, 2003Slide 1 MROD-1 Hardware Overview MRODin MRODout MROD-1 = 3 x MRODin + 1 x MRODout.
Athens University Paris Sphicas Vassilis Karageorgos (Diploma) NCSR Demokritos Theo Geralis Christos Markou Isidoros Michailakis (Electronics Engineer)
Normal text - click to edit Trigger interface module Kjetil Ullaland, Sten Solli, Johan Alme TPC Electronics meeting. CERN Jan 2005.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
LAV firmware status Francesco Gonnella Mauro Raggi 23 rd May 2012 TDAQ Working Group Meeting.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Instrumentation DepartmentJ. Coughlan et al.Rutherford Appleton Laboratory14 September 2000LEB2000 Krakow The Front-End Driver Card for CMS Silicon Microstrip.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.
Instrumentation Department John Coughlan Rutherford Appleton Laboratory14 November 2002 CMS Tracker Readout Effort Requirements in Instrumentation Department.
Instrumentation DepartmentJohn Coughlan et al.Rutherford Appleton Laboratory23 October 2002Tracker Electronics Meeting The Front-End Driver Card FEDv1.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 Delay FPGA I/O Clock40.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory16 January 2002 CMS Tracker FED Back End FPGA Frame_Sync_out0.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory1 June 2001 Front End Module Circuit 12 Channel.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
J. Coughlan et al. 1st October 2003 LECC 2003 Amsterdam The CMS Tracker Front-End Driver 9 th Workshop on Electronics for LHC Experiments Amsterdam J.A.Coughlan,
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Delay FPGA I/O Clock40 Reset ADC_Data_stream_0.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Tracker Week 11th February CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
16th July 2003Tracker WeekJohn Coughlan et. al.FED-UK Group Final FED Progress Report CMS Tracker Week 16th July 2003.
LHCb front-end electronics and its interface to the DAQ.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory Clocks Data FEDv1 Final Firmware Subtasks Serial Comms VME LINK VME Bus VME SystemACE System.
Instrumentation DepartmentJ. Coughlan et al.Rutherford Appleton Laboratory23 October 2002Tracker Electronics Meeting The Front-End Driver Card FEDv1 VME.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
Instrumentation DepartmentJ. Coughlan et al.Rutherford Appleton Laboratory11 September 2002LEB 2002 Colmar The Front-End Driver Card for the CMS Silicon.
CCU25 Communication and Control Unit ASIC in CMOS 0.25 μm Ch.Paillard
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
PowerBench Programmable Power Supply Dror Lazar Moran Fishman Supervisor: Boaz Mizrahi Winter Semester 2009/10 HS DSL.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.
4 November 2002Paul Dauncey - Electronics1 UK Electronics Status Paul Dauncey Imperial College London.
Electronic System Design GroupInstrumentation DepartmentRob HalsallRutherford Appleton Laboratory19 July 2002 Electronic System Design Group CMS Tracker.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Instrumentation DepartmentJ. Coughlan et al.Rutherford Appleton Laboratory23 October 2002Tracker Electronics Meeting The Front-End Driver Card FEDv1 VME.
SL-PGA firmware overview M. Sozzi Pisa - January 30/31, 2014.
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
ESDG Mtg 15th April CMS-FED Production FEDv1 Productions Jan 2003 : 2 boards. Working. June 2003 : 3.
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
8251 USART.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 CMS Tracker FED Firmware.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory18 July 2001 CMS Tracker FED CMS Tracker Two Weekly.
LECC2003: The 96 Chann FED Tester: Greg Iles30 September The 96 channel FED Tester Outline: (1) Background (2) Requirements of the FED Tester (3)
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
Production Firmware - status Components TOTFED - status
* Initialization (power-up, run)
TELL1 A common data acquisition board for LHCb
DAQ Interface for uTCA E. Hazen - Boston University
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Data Concentrator Card and Test System for the CMS ECAL Readout
TELL1 A common data acquisition board for LHCb
Presentation transcript:

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 CMS Tracker FED Back End FPGA Frame_Sync_out0 Frame_Sync_In0 Readout_Sync_out0 Readout_Sync_In0 Monitor_out0 Monitor_In0 Data_stream0 Clock40 Reset FE0 Frame_Sync_out7 Frame_Sync_In7 Readout_Sync_out7 Readout_Sync_In7 Monitor_Sync_out7 Monitor_Sync_In7 Data_stream7 FE7 SLINK64 TTS VME Internal ADDR/CNTRL DATA IN DATA OUT QDR SSRAM TTCrx BSCAN SLINK Temp Sense diode Bank Voltages Core Voltage Bank DCI Resistors 12 x2 QDR Common Address Config_In0 Config_out0 Full flags3 Temp Flags2 LM Clock LVDS ef, pf & ff ‘I2C’ Single ended DCI LVDS pair option J0 J2 ~64K 7 pairs pairs

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 CMS Tracker FED Back End FPGA Frame_Syncs Readout_Syncs Spare x8 TTC Rx TTS 9 ‘VME’ DECODE CONTROL & MONITOR Data_stream 0 Data_stream Data In 20 Address 18 Data Out 8 SLINK/Channel Link 64 R/W Address Generator Data 80 MHz MHz 40 Mhz Clock40 in Reset DCMs x4 x1 x2 QDR SSRAM x2/x4 burst 320 MHz 80/160 MHz 640 MHz LVDS 8x Lengths, Pointers Header FF/PF Flags Control In 8 DDR Out Control DDR Load_monitor x8 Channel Link 3 3 8x DataControl Fill/run/freeze FF, PF, busy Reset 8 Clock40 out

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 Back End Control Block Frame Sync Interface VME Interface Readout Sync Interface Load/Monitor Interface Flow Control Interface Address Data Control VME Control FS in 0..7 RS in 0..7 Load 0..7 Monitor 0..7 FE FPGA FF/PF 0..1 TTS 0..X SLINK CTRL 0..X FS out 0..7 RS out 0..7 Reset Header Generation Header Header Data Address Generator Data Address Generator Control Data tap 0..X SLINK-VME SLINK Data TTC Interface TTC 0..9 Event Scalers

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 Frame Sync Serial Detect Compare FS in 0..7 FIFO 1K CTRL BUS HEADER BUS fs_strobe, status= good, some header errors, arrival time error, fatal error fs_fifo_empty, fs_fifo_full, fifo_data=median header+status DPM 1K VME BUS 8x Serial Data, markers & control data circular buffer reset, freeze

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 Readout Sync Serial Detect RS in 0..7 FIFO 8K CTRL BUS HEADER BUS rs_strobe, status= good, arrival time error, fatal error copy_fifo_empty, copy_fifo_full, fifo_data= sub_lengths DPM 1K VME BUS 8x Serial Data, markers & control data circular buffer reset, freeze,readout_next RS out 0..7 FIFO 8K fifo_data= 8x sub_lengths FIFO 8K fifo_data= 8x pointer_offsets FIFO 1K Address Gen Total_length_fifo_empty, total_length_fifo_full, fifo_data= total length

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 Load/Monitor Serial I/O Engine Config in 0..7 DPM 1K ‘VME’ BUS Output Config out 0..7 DPM 1K Serial I/O Engine Monitor in 0..7 DPM 1K ‘VME’ BUS Monitor out 0..7 DPM 1K Input Output Input

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 SLINK-VME VME-SLINK Readout ‘VME’ BUS QDR/SLINK Interface CTRL BUS QDR Event Data moved in blocks into DPM Burst transfer over VME Wait on software handshake before continuing Double buffered DPM 1K FIFO 1K

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 TTC Interface TTC Interface TTC 0..9 FIFO 1K FIFO 1K DPM 1K Header VME CTRL BUS ttc_strobe reset, freeze Bx,Ex Em Hdr

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 Flow Control core FE FPGA PF TTS BUSY Addr GEN FF FE FPGA FF Internal FIFO FF Internal FIFO PF Internal Freeze Latch Fill Flow Control Internal FIFO EF SLINK CTRL Busy Empty Flow Control Addr GEN EF Addr GEN Controls RS Controls Internal Freeze Addr Gen FIFO PF Addr Gen FIFO FF Simplest flow control; Halt on any buffer full Busy on any buffer partially full Simplest flow control; Halt on any buffer full Busy on any buffer partially full Addr GEN Busy VME soft reset Circular Buffers VME Fill event Readout event Diagnostic Event Logger Control Registers Time stamped

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 HeaderData ADC Output Frame Sync Status Message CMS Tracker FED System Timing Handshake Message Frame Sync In Readout Sync In Processed Message Readout Message #2234 #2233 #2220#2221 Data Burst #2220#2221 Data Data Burst #2219 Frame Sync Out Median header+ Accept/abort Length Readout Sync Out Next/delete NB Frame Sync In - Abort/Accept not used, auto accepts. Readout Sync In - delete not used.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 CMS Tracker FED Back End FPGA Read Ptr Write Ptr 0 Write Ptr 1 Write Ptr 2 Write Ptr 7 Read Ptr Write Ptr 0 Write Ptr 1 Write Ptr 2 Write Ptr 7 Event N-1 Event N+1 Event N-1 Read Ptr Write Ptr 0 Write Ptr 1 Write Ptr 2 Write Ptr 7 Event N-1 Event N+1 #00000 #FFFFF Event N FE 0 FE 1 FE 7 T0T1T2 Header Ptr

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory21 October 2002 CMS Tracker FED - Back End FPGA Floorplan FE_FPGA_Inputs SLINK QDR XC2V1500FG I/O XC2V1000FG I/O XC2V2000FG I/O XC2V3000FG I/O Same frame 456 & 676 ? Clocks DiePackage VME