DSP + FPGA Supervisory Communications Infrastructure (more or less) 10 Aug 2001 M. Haney, University of Illinois and others to be held blameless.

Slides:

Advertisements

Similar presentations

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

Advertisements

- the new generation realtime operating system For embedded and fault tolerant applications.

The BTeV Level 1 Muon Trigger Update Michael J. Haney 27 January (and.pdf)

Copyright© 2000 OPNET Technologies, Inc. R.W. Dobinson, S. Haas, K. Korcyl, M.J. LeVine, J. Lokier, B. Martin, C. Meirosu, F. Saka, K. Vella Testing and.

BTeV was terminated in February of BTeV Trigger.

1 Fall 2005 Hardware Addressing and Frame Identification Qutaibah Malluhi CSE Department Qatar University.

Slide 1 FEC Software 21 April 2004 R.Stone Rutgers University Pixel FEC Workshop.

Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.

DATA ACQUISITION SYSTEM FPGA2 APEX20K200E SAMSUNG MICROCONTROLLER ARM - RISC CORE (50MHZ – 32 BIT, 8 KByte SRAM) BOOT FLASH 512K X 16 PROGRAM MEMORY SDRAM.

BTeV Trigger Architecture Vertex 2002, Nov. 4-8 Michael Wang, Fermilab (for the BTeV collaboration)

Switching for BTeV Level 1 Trigger Jinyuan Wu (For the BTeV Collaboration)

Hubs & Switches Ethernet Basics -10. There is only so much available bandwidth, in some instances it can be dynamic An overabundance of data on the network,

Layer 2 Switch  Layer 2 Switching is hardware based.  Uses the host's Media Access Control (MAC) address.  Uses Application Specific Integrated Circuits.

- Software block schemes & diagrams - Communications protocols & data format - Conclusions EUSO-BALLOON DESIGN REVIEW, , CNES TOULOUSE F. S.

Hardware Overview Net+ARM – Well Suited for Embedded Ethernet

The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.

CECS 5460 – Assignment 3 Stacey VanderHeiden Güney.

Image Processing for Remote Sensing Matthew E. Nelson Joseph Coleman.

Basic Router Configuration Honolulu Community College Cisco Academy Training Center Semester 2 Version 2.1.

K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.

Without hash sorting, all O(n 2 ) combinations must be checked. Hash Sorter - Firmware Implementation and an Application for the Fermilab BTeV Level 1.

BTeV WorkshopNashville, Nov 15, 2002 Mossé, Pitt BTeV-RTES Project Very Lightweight Agents: VLAs Daniel Mossé, Jae Oh, Madhura Tamhankar, John Gross Computer.

Online Systems Status Review of requirements System configuration Current acquisitions Next steps... Upgrade Meeting 4-Sep-1997 Stu Fuess.

1 Introducing Routing 1. Dynamic routing - information is learned from other routers, and routing protocols adjust routes automatically. 2. Static routing.

Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.

Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.

Readout & Controls Update DAQ: Baseline Architecture DCS: Architecture (first round) August 23, 2001 Klaus Honscheid, OSU.

Firmware based Array Sorter and Matlab testing suite Final Presentation August 2011 Elad Barzilay & Uri Natanzon Supervisor: Moshe Porian.

Discovery 2 Internetworking Module 5 JEOPARDY John Celum.

LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.

11/01/2006Wilco Vink / Martin van Beuzekom / L. Wiggers L0 ECS Workshop Pile-Up System.

Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.

June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.

David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)

Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.

Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.

A record and replay mechanism using programmable network interface cards Laurent Lefèvre INRIA / LIP (UMR CNRS, INRIA, ENS, UCB)

McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Connecting Devices CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL Department of Electronics and.

LHCb front-end electronics and its interface to the DAQ.

Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.

BTeV Availability Issues We don’t have problems any more, we have issues Aug 2001 M. Haney, University of Illinois.

B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.

S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.

DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:

System Software Design Engineer: Mac Gainor Western Washington University.

Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.

16 May BTeV Level 1 Muon Trigger Algorithm Michael J. Haney 16 May (and.pdf)

18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.

ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F

PHENIX DAQ RATES. RHIC Data Rates at Design Luminosity PHENIX Max = 25 kHz Every FEM must send in 40 us. Since we multiplex 2, that limit is 12 kHz and.

L1/HLT trigger farm Bologna setup 0 By Gianluca Peco INFN Bologna Genève,

Proposal for a “Switchless” Level-1 Trigger Architecture Jinyuan Wu, Mike Wang June 2004.

+ Lecture#2: Ethernet Asma ALOsaimi. + Objectives In this chapter, you will learn to: Describe the operation of the Ethernet sublayers. Identify the major.

17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.

Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.

LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,

The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.

TELL1 A common data acquisition board for LHCb

Toward a costing model What next? Technology decision n Schedule

Network Administration CNET-443

Example of DAQ Trigger issues for the SoLID experiment

Basic Mechanisms How Bits Move.

TELL1 A common data acquisition board for LHCb

Presentation transcript:

DSP + FPGA Supervisory Communications Infrastructure (more or less) 10 Aug 2001 M. Haney, University of Illinois and others to be held blameless

10aug01 2 Muon DSP Farm L1Buf (basis) Muon Preprocessor Segment Preprocessor L1Buf (cooked) MTSM Detector Front End Board (DCB) Crossing Switch Pixel Preprocessor Segment Preprocessor Pixel DSP Farm PTSM Regional Control and Monitoring BTeV Run Control GL1 L2/L3 Opinions Requested/Assigned Crossing data 1 Highway GLSM L1Buf L1Buf (raw) L1Buf (basis) L1Buf (details) L1Buf (basis) Accept/Reject Decisions Resource Mgr /c/spot Others...

10aug01 3 Pixel (Muon) Trigger Supervisor Monitor (P/M)TSM Control Functions: –Initialization sets the maximum bandwidth necessary –can not take all day... –Command Parsing and Distribution to subordinates, from RunControl –Error Response autonomous, “local” (regional) not to be confused with higher-level driven Error Handling, which appear as “Commands”

10aug01 4 (P/M)TSM (continued) Monitor Functions –Error Message Collection and Reporting organized, formatted, sent higher up –Hardware and Software Status not unlike Error Messages... –Status and Data Histogramming utilizes remaining (P/M)TSM system bandwidth

10aug01 5 EtherNet, for example ARCNet, for example Close-up: FPGA Preprocessor for example... _TSM Regional Control and Monitoring BTeV Run Control and database(s), etc. _TSM Local Control and Monitoring FPGA JTAG, programming and debug /c/spot run Local Config (Flash) Regional copy of config data, and history FPGA Standalone Operational Capability Control Influence Monitoring Awareness Fire Detect Power, Cooling Monitoring and Control

10aug01 6 EtherNet, for example ARCNet, for example Close-up: DSP DSP _TSM Regional Control and Monitoring BTeV Run Control and database(s), etc. _TSM Local Control and Monitoring JTAG, programming, debug, and monitoring run(spot); run; Local Config (Flash) Regional copy of config data, and history DSP Standalone Operational Capability Control Influence Monitoring Awareness Fire Detect Power, Cooling Monitoring and Control Host Port Interface DMA in BSP out FPGA

10aug01 7 Factoids ARCNet –2.5 Mbps, 255 nodes (max), 500 byte packets (max), broadcast capability, “easy” TMS320C67x DSP –~70 Kbyte internal RAM, ~1200 MIP –fixed/floating point TMS320C64x DSP –~1 Mbyte internal RAM, ~3x faster… –fixed point only

10aug01 8 More Factoids Host Port Interface (TI DSP only) –almost-direct access into the DSP peek, poke uses DMA (like) resources… –(concept not unique to TI) DMA –crossing data in Buffered Serial Port(s) –opinions out; dual, ~75Mbps (C6x)

10aug01 9 Even More Factoids DSP/BIOS and RTDX (TI DSP only) –DSP/BIOS real time kernel based on SPOX –RTDX uses JTAG to provide”zero” overhead monitoring and control profiling timing messaging –“It’s in there!” two less wheels to reinvent...