Pre-OTS Testing in Penticton Sonja Vrcic Socorro, December 11, 2007.

Slides:



Advertisements
Similar presentations
Configuration management
Advertisements

Test Builder & Test Executor Sonja Vrcic Socorro, December 12, 2007.
Ch-11 Project Execution and Termination. System Testing This involves two different phases with two different outputs First phase is system test planning.
JTX Overview Overview of Job Tracking for ArcGIS (JTX)
A new Network Concept for transporting and storing digital video…………
ITIL: Service Transition
Managing Your Network Environment © 2004 Cisco Systems, Inc. All rights reserved. Managing Cisco IOS Devices INTRO v2.0—9-1.
MotoHawk Training Model-Based Design of Embedded Systems.
Yevgeny Petrilin Shay Dan Shadi Ibrahim. GUI : Graphical User Interface DAQ :Data Acquisition Data Acquisition device  a self-powered system that communicated.
MCT260-Operating Systems I Operating Systems I Introduction to Operating Systems.
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Chapter 1 and 2 Computer System and Operating System Overview
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Mid-Semester Presentation Spring 2005 Network Sniffer.
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
11 MONITORING MICROSOFT WINDOWS SERVER 2003 Chapter 3.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Maintaining and Updating Windows Server 2008
Check Disk. Disk Defragmenter Using Disk Defragmenter Effectively Run Disk Defragmenter when the computer will receive the least usage. Educate users.
DEMONSTRATION FOR SIGMA DATA ACQUISITION MODULES Tempatron Ltd Data Measurements Division Darwin Close Reading RG2 0TB UK T : +44 (0) F :
Process-oriented System Automation Executable Process Modeling & Process Automation.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
The Prototype Correlator Sonja Vrcic Socorro, 5. December, 2006.
FP OntoGrid: Paving the way for Knowledgeable Grid Services and Systems WP8: Use case 1: Quality Analysis for Satellite Missions.
WorkPlace Pro Utilities.
WIDAR Prototype Testing User Interface Software Kevin Ryan NRAO-DRAO Face-to-Face Meeting April 3, 2006.
UPC/SHMEM PAT High-level Design v.1.1 Hung-Hsun Su UPC Group, HCS lab 6/21/2005.
HTML+JavaScript M2M Applications Viewbiquity Public hybrid cloud platform for automating and visualizing everything.
Nightly Releases and Testing Alexander Undrus Atlas SW week, May
Project Overview and Requirements Katherine Mawhinney.
Testing Workflow In the Unified Process and Agile/Scrum processes.
Station Board EVLA F2F Meeting: December Dave FortEVLA F2F Meeting: 11/12 December Outline Station Board Review Station Board Status Delay.
SunGuide® Software Development Project Release 4.3 Express Lanes Enhancements Design Review December 15, 2009 December 15, 20091R4.3 Design Review.
Module 2 Configuring Disks and Device Drivers. Module Overview Partitioning Disks in Windows® 7 Managing Disk Volumes Maintaining Disks in Windows 7 Installing.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
Week #3 Objectives Partition Disks in Windows® 7 Manage Disk Volumes Maintain Disks in Windows 7 Install and Configure Device Drivers.
Verified Network Configuration. Verinec Goals Device independent network configuration Automated testing of configuration Automated distribution of configuration.
Software Status Sonja Vrcic Socorro,
Topics Covered Phase 1: Preliminary investigation Phase 1: Preliminary investigation Phase 2: Feasibility Study Phase 2: Feasibility Study Phase 3: System.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Sean M. Dougherty Dominion Radio Astrophysical Observatory Herzberg Institute of Astrophysics National Research Council Canada The WIDAR Correlator.
R MoeserCorrelator f2f Meeting1 MCAF (Metadata Capture and Formatting) Rich Moeser.
A university for the world real R © 2009, Chapter 9 The Runtime Environment Michael Adams.
Introduction to EVLA Software Bryan Butler. 2006Dec05/06EVLA M&C Transition Software CDR2 EVLA Computing (Terse) History The original EVLA Phase I proposal.
Station Board Testing EVLA Correlator S/W F2F 3-4 April 2006 D. Fort.
Configuration Mapper Sonja Vrcic Socorro,
REDNet - Status overview Rok Stefanic Ziga Kroflic
Marcelo R.N. Mendes. What is FINCoS? A set of tools for data generation, load submission, and performance measurement of CEP systems; Main Characteristics:
M.P. RupenEVLA Advisory Committee Meeting September 6-7, Correlator Test Plan Michael P. Rupen.
Correlator GUI Sonja Vrcic Socorro, April 3, 2006.
T EST T OOLS U NIT VI This unit contains the overview of the test tools. Also prerequisites for applying these tools, tools selection and implementation.
XTRP Software Nathan Eddy University of Illinois 2/24/00.
Software Requirements for the Testing of Prototype Correlator Sonja Vrcic Socorro, December 11, 2007.
Master Correlator Control Computer (MCCC) Requirements & Status Sonja Vrcic Socorro, December 12, 2007.
Active-HDL Server Farm Course 11. All materials updated on: September 30, 2004 Outline 1.Introduction 2.Advantages 3.Requirements 4.Installation 5.Architecture.
Software tools for digital LLRF system integration at CERN 04/11/2015 LLRF15, Software tools2 Andy Butterworth Tom Levens, Andrey Pashnin, Anthony Rey.
I/O and Metadata Jack Cranshaw Argonne National Laboratory November 9, ATLAS Core Software TIM.
Maintaining and Updating Windows Server 2008 Lesson 8.
© 2002, Cisco Systems, Inc. All rights reserved..
CT-PPS DB Info (Preliminary) DB design will be the same as currently used for CMS Pixels, HCAL, GEM, HGCAL databases DB is Oracle based A DB for a sub-detector.
Benefits of a Virtual SIL
ITIL: Service Transition
Data Examination and Checking Programs--Requirements B. Carlson
Software Overview Sonja Vrcic
Chapter 11 Designing Inputs, Outputs, and Controls.
Systems Analysis and Design
CONFIGURING HARDWARE DEVICE & START UP PROCESS
EVLA Correlator New Connectivity Scheme Software Impact Sonja Vrcic
VCI Overview Sonja Vrcic
Correlator Growth Path
Presentation transcript:

Pre-OTS Testing in Penticton Sonja Vrcic Socorro, December 11, 2007

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule2 Outline This presentation provides an overview of the software requirements for the testing of the Stage 2 board prototypes. Basic setup for Stage 2 testing. Control software Input Output: –Organization & storage of data & metadata –Examination of data & metadata Is anything missing bits ?

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule3 Setup for Testing of the Board Prototypes

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule4 Software Requirements For the Stage 2 Acceptance Testing in DRAO Q Station Board and Baseline Board will be independently tested. At this phase test environment is rather low-level and manual. Control software: –CMIB software (Device Drivers, Module Access Handlers, Data Streaming). Some upgrades are needed. –GUIs developed for Stage 1 testing. Some upgrades are needed. –Power monitor & control (CPCC) HW and SW is not needed at this time. Input: –External input data is not needed, on-board test pattern generators will be used. –Externally generated (real-time) models are not needed, models will be prepared and loaded together with Test Vector. Output: –Output is stored in files and examined/analyzed by utility programs developed for Stage 1 (RTDD, Intelligent Diff, utility programs that capture BLB output).

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule5 Station Board: S/W Needed For Stage 2 Acceptance Testing Drivers, Module Access Handlers and GUIs have been developed and are updated as necessary. Some changes needed for Stage 2 board, but no major impact. Still need some work in order to be able to fully re-configure Station Board using XML (from GUI). “Core” delay tracking SW has been implemented. Only partly tested. Need to implement XML interface. CMIB must be able to read models from the test vector file and feed them to the Delay Module. Monitor & Control: –Test GUI developed for Stage 1. Some upgrades are needed (see next slide). Input: –Utility software generates Test Vector File which includes models. Output: –WBC products, meta-data and monitor data. Data streaming on demand. Format: XML. –Ability to listen to STB output and save it in file(s) is integrated in Station Board GUI. –Intelligent Diff for STB output has been implemented (web-based ). –Real Time Data Display (RTDD) implemented, need to fix/complete open issues. –Output is stored in files.

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule6 Station Board GUI Upgrades needed for Stage 2 acceptance testing –Handling files, i.e. ability to select, configure and display file names for: FPGA personalities, Lookup tables, and Test Vector for Delay Module. –Ability to configure FPGAs from “VCI” style parameters (so that user does not need to specify configuration for each individual device). Functionality partly implemented, need to add a new GUI command. –Ability to save only one of the following two groups of parameters: Observation specific parameters (derived from VCI parameters), or Hardware specific parameters –Board level commands and parameters, most notably to start and stop test; and to specify test duration. –Integrate STB Output Listeners with start / stop test commands.

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule7 Baseline Board: S/W Needed For Stage 2 Acceptance Testing Device drivers and Module Access Handlers (MAHs) have been developed and are being updated as necessary. MAH and GUI for RXP FPGAs are being developed and will be tested when the board arrives (January). Monitor & Control: MAH and GUI for RXP FPGAs are being developed and will be tested when the board arrives (January). Should consider adding some GUI functionality to save configuration for all the devices on the board and re-use the saved XML file to re-configure the board. Input: Plan is to test Baseline Board independently, i.e. using data generated on the Baseline Board. No need for external data source. Output: Utility programs developed for Stage 1: capture Baseline Board output (lag frames) and save data in files. These programs also performs some basic checks. Stage 2 acceptance testing can be performed using utility programs.

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule8 Further Software Development In parallel with testing of Stage 2 boards, software for the Station Board and Baseline Board needs to add more and more functionality in preparation for the full integration and on-the-sky testing. For example, real-time software such as: Delay tracking DUMPTRIG generation PHASEMOD generation

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule9 Summary Most of the software needed for the testing of Stage 2 prototype boards is available or being developed. Bruce and Kevin plan to spend some time at DRAO testing drivers, MAHs and GUIs. Sonja needs to add some upgrades to Station Board GUI to provide for full board configuration. Further work is needed on real-time Station Board software, board level control and coordination of devices. Need to implement start / stop command for test execution on Station Board.

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule10 The End

Sonja Vrcic, Dec 11, 2007PTC SW Requirements & Schedule11 Station Board – Automated Test Execution Plan is to test Station Board using Test Vectors generated off-line: 1.Utility s/w generates test vector & delay models and creates a file. 2.The test vector file must be copied in an appropriate directory on the boot. 3.Test Vector File name is part of configuration data (can be specified via XML) 4.Need ability to first specify configuration data (and load test vector) and then start test. 5.Need ability to specify test duration (duration will be probably implemented in GUI, CMIB implements only start, and possibly stop). 6.CMIB software reads “models” from the file and feeds delay module. 7.STB Output Listeners are started at the same time as test, they close the files at stop time (more precisely when the first record with the time stamp past end time is received). 8.Intelligent Diff is not integrated with the GUI. User has to use web-based tool. Highlighted items are not available at this time, and should be implemented as soon as possible.